NDLI: A novel architecture for an ATM switch

Content Provider	IEEE Xplore Digital Library
Author	Jin Li Chuan-Lin Wu
Copyright Year	1995
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA (Jin Li; Chuan-Lin Wu)
Abstract	Multicast function is essential for an ATM switch. We propose a novel architecture for an output-buffer ATM switch and a shared-buffer ATM switch to realize the multicast function in a more efficient way. In an output-buffer ATM switch, we dedicate a first-in and first-out (FIFO) shared buffer for all multicast cells to increase buffer utilization. In a shared-buffer ATM switch, we dedicate a FIFO address queue for all multicast cells to simplify the design of the control logic. Performance evaluation of the new switch is also provided. Since each multicast cell occupies only one buffer space, the proposed switch achieves a better cell-loss performance under multicast traffic loads without the need for complicated control circuitry.
Starting Page	340
Ending Page	345
File Size	616250
Page Count	6
File Format	PDF
ISBN	0818671653
ISSN	10636404
DOI	10.1109/ICCD.1995.528831
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-10-02
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Asynchronous transfer mode Switches Computer architecture Space technology Communication system traffic control Traffic control Circuits B-ISDN Multimedia communication Buffer storage
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Output-buffer switch architecture for asynchronous transfer mode

Design and implementation of a multicast-buffer ATM switch

A novel memory controller for an ATM switch

A new fault-tolerant ATM switch architecture

Atm switch for multi-media switching system

Adaptive buffer threshold updating for an ATM switch

ATM switching system architecture and implementation of B-ISDN

Priority control mechanism based on cell service ratio in ATM switch

A control-ahead ATM switch architecture and its performance

A novel architecture for an ATM switch

Similar Documents

Output-buffer switch architecture for asynchronous transfer mode

Design and implementation of a multicast-buffer ATM switch

A novel memory controller for an ATM switch

A new fault-tolerant ATM switch architecture

Atm switch for multi-media switching system

Adaptive buffer threshold updating for an ATM switch

ATM switching system architecture and implementation of B-ISDN

Priority control mechanism based on cell service ratio in ATM switch

A control-ahead ATM switch architecture and its performance

A novel architecture for an ATM switch