NDLI: PEPPER-a timing driven early floorplanner

Content Provider	IEEE Xplore Digital Library
Author	Narayananan, V. LaPotin, D. Gupta, R. Vijayan, G.
Copyright Year	1995
Description	Author affiliation: IBM Thomas J. Watson Res. Center, Yorktown Heights, NY, USA (Narayananan, V.; LaPotin, D.)
Abstract	With increasing chip complexities and the requirement to reduce design time, early analysis is becoming increasingly important in the design of performance critical CMOS chips. As clock rates increase rapidly, interconnect delay consumes an appreciable portion of the chip cycle time, and the floorplan of the chip significantly affects its performance. This paper describes a system for early floorplan analysis of large designs. The floorplanner is designed to be used in the early stages of system design, to optimize performance, area and wireability targets before detailed implementation decisions are made. Most floorplanners which claim to optimize timing work only on a subset of paths during the floorplanning process. One novel feature of our floorplanner is that it performs static timing analysis during the floorplan optimization process, instead of working on a subset of the paths. The floorplanner incorporates various interactive and automatic floorplanning capabilities. The paper describes the floorplanning capabilities and algorithms as well as our experiences in using the tool.
Starting Page	230
Ending Page	235
File Size	566119
Page Count	6
File Format	PDF
ISBN	0818671653
ISSN	10636404
DOI	10.1109/ICCD.1995.528815
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-10-02
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Performance analysis Delay effects Design optimization Process design Algorithm design and analysis Microelectronics Clocks System analysis and design Performance gain
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design planning for uniform thermal distribution

Analysis and optimization of pausible clocking based GALS design

Buffer library selection

Application specific macro based synthesis

An Effective Timing-Driven Placement Algorithm For Macro Cells

Modeling and reduction of complex timing constraints in high performance digital circuits

DEFLAN- A delay estimator for floorplanner

Functional clock schedule optimization

A timing-driven macro-cell placement algorithm

PEPPER-a timing driven early floorplanner

Similar Documents

Design planning for uniform thermal distribution

Analysis and optimization of pausible clocking based GALS design

Buffer library selection

Application specific macro based synthesis

An Effective Timing-Driven Placement Algorithm For Macro Cells

Modeling and reduction of complex timing constraints in high performance digital circuits

DEFLAN- A delay estimator for floorplanner

Functional clock schedule optimization

A timing-driven macro-cell placement algorithm

PEPPER-a timing driven early floorplanner