NDLI: Unified address translation for memory-mapped SSDs with FlashMap

Content Provider	IEEE Xplore Digital Library
Author	Jian Huang Badam, A. Qureshi, M.K. Schwan, K.
Copyright Year	2015
Description	Author affiliation: Georgia Inst. of Technol., Atlanta, GA, USA (Jian Huang; Qureshi, M.K.; Schwan, K.) \|\| Microsoft Res., Redmond, WA, USA (Badam, A.)
Abstract	Applications can map data on SSDs into virtual memory to transparently scale beyond DRAM capacity, permitting them to leverage high SSD capacities with few code changes. Obtaining good performance for memory-mapped SSD content, however, is hard because the virtual memory layer, the file system and the flash translation layer (FTL) perform address translations, sanity and permission checks independently from each other. We introduce FlashMap, an SSD interface that is optimized for memory-mapped SSD-files. FlashMap combines all the address translations into page tables that are used to index files and also to store the FTL-level mappings without altering the guarantees of the file system or the FTL. It uses the state in the OS memory manager and the page tables to perform sanity and permission checks respectively. By combining these layers, FlashMap reduces critical-path latency and improves DRAM caching efficiency. We find that this increases performance for applications by up to 3.32x compared to state-of-the-art SSD file-mapping mechanisms. Additionally, latency of SSD accesses reduces by up to 53.2%.
Starting Page	580
Ending Page	591
File Size	2236740
Page Count	12
File Format	PDF
e-ISBN	9781509002566
DOI	10.1145/2749469.2750420
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-06-13
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Performance evaluation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Unified address translation for memory-mapped SSDs with FlashMap

Unified Address Translation for Memory-Mapped SSDs with FlashMap

Unified address translation for memory-mapped SSDs with FlashMap

Architectural support for address translation on GPUs: designing memory management units for CPU/GPUs with unified address spaces

SAT: Switchable Address Translation for Flash Memory Storages

FASTer FTL for Enterprise-Class Flash Memory SSDs

A flash translation layer for multimedia storages

Architectural support for address translation on GPUs:designing memory management units for CPU/GPUs with unified address spaces (CARN, Vol. 42, Issue. 1)

A hardware evaluation of memory address translation for mobile virtualization

Unified address translation for memory-mapped SSDs with FlashMap

Similar Documents

Unified address translation for memory-mapped SSDs with FlashMap

Unified Address Translation for Memory-Mapped SSDs with FlashMap

Unified address translation for memory-mapped SSDs with FlashMap

Architectural support for address translation on GPUs: designing memory management units for CPU/GPUs with unified address spaces

SAT: Switchable Address Translation for Flash Memory Storages

FASTer FTL for Enterprise-Class Flash Memory SSDs

A flash translation layer for multimedia storages

Architectural support for address translation on GPUs:designing memory management units for CPU/GPUs with unified address spaces (CARN, Vol. 42, Issue. 1)

A hardware evaluation of memory address translation for mobile virtualization

Unified address translation for memory-mapped SSDs with FlashMap