NDLI: Callback: Efficient synchronization without invalidation with a directory just for spin-waiting

Content Provider	IEEE Xplore Digital Library
Author	Ros, A. Kaxiras, S.
Copyright Year	2015
Description	Author affiliation: Dept. of Comput. Eng., Univ. de Murcia, Murcia, Spain (Ros, A.) \|\| Dept. of Inf. Technol., Uppsala Univ., Uppsala, Sweden (Kaxiras, S.)
Abstract	Cache coherence protocols based on self-invalidation allow a simpler design compared to traditional invalidation-based protocols, by relying on data-race-free (DRF) semantics and applying self-invalidation on racy synchronization points exposed to the hardware. Their simplicity lies in the absence of invalidation traffic, which eliminates the need to track readers in a directory, and reduces the number of transient protocol states. With the addition of self-downgrade these protocols can become effectively directory-free. While this works well for race-free data, unfortunately, lack of explicit invalidations compromises the effectiveness of any synchronization that relies on races. This includes any form of spin waiting, which is employed for signaling, locking, and barrier primitives. In this work we propose a new solution for spin-waiting in these protocols, the callback mechanism, that is simpler and more efficient than explicit invalidation. Callbacks are set by reads involved in spin waiting, and are satisfied by writes (that can even precede these reads). To implement callbacks we use a small (just a few entries) directory-cache structure that is intended to service only these “spin-waiting” races. This directory structure is self-contained and is not backed up in any way. Entries are created on demand and can be evicted without the need to preserve their information. Our evaluation shows a significant improvement both over explicit invalidation and over exponential back-off, the state-of-the-art mechanism for self-invalidation protocols to avoid spinning in the shared cache.
Starting Page	427
Ending Page	438
File Size	1982566
Page Count	12
File Format	PDF
e-ISBN	9781509002566
DOI	10.1145/2749469.2750405
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-06-13
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Protocols Tuning Delays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Callback: efficient synchronization without invalidation with a directory just for spin-waiting

Callback:efficient synchronization without invalidation with a directory just for spin-waiting

An efficient clock synchronization protocol for wireless sensor networks

CESP: A power efficient, accurate coefficient exchange synchronization protocol

Distributed clock synchronization with application of D2D communication without infrastructure

LSTS: A new time synchronization protocol for networks with random communication delays

Robust and energy efficient clock synchronization scheme for wireless sensor networks

On Improving Clock Synchronization Accuracy for LTE-A Networks

Building Efficient Limited Directory-Based DSMs: A Multidestination Message Passing Based Approach (1996)

Callback: Efficient synchronization without invalidation with a directory just for spin-waiting

Similar Documents

Callback: efficient synchronization without invalidation with a directory just for spin-waiting

Callback:efficient synchronization without invalidation with a directory just for spin-waiting

An efficient clock synchronization protocol for wireless sensor networks

CESP: A power efficient, accurate coefficient exchange synchronization protocol

Distributed clock synchronization with application of D2D communication without infrastructure

LSTS: A new time synchronization protocol for networks with random communication delays

Robust and energy efficient clock synchronization scheme for wireless sensor networks

On Improving Clock Synchronization Accuracy for LTE-A Networks

Building Efficient Limited Directory-Based DSMs: A Multidestination Message Passing Based Approach (1996)

Callback: Efficient synchronization without invalidation with a directory just for spin-waiting