NDLI: M31: a large-scale multiprocessor VAX for parallel processing research

Please wait, while we are loading the content...

Digest of Papers. COMPCON Spring 88 Thirty-Third IEEE Computer Society International Conference

Trends in scientific and engineering computing

Design considerations for a bipolar implementation of SPARC

CMOS gate array implementation of the SPARC architecture

CMOS gate array implementation of SPARC

CMOS customer implementation of the SPARC architecture

An implementation based on the BTRON specification

Design considerations for 32-bit microprocessor TX3

A 32-bit microprocessor based on the TRON architecture: Design of the GMicro/100

V60/V70 microprocessor and its systems support functions

Architecture of the WE32200 chip set

Regulus: A high performance VLSI architecture

Intelligent control of robot manipulators in hazardous environments

Artificial intelligence and robotics

Prolog at Berkeley

Prolog at the University of Illinois

Logic programming research in Oregon

Parallel programs in the Cray and on the Alliant: a comparative evaluation

Challenges in matching parallel architectures and matrix algorithms

The good, the bad and the ugly: comparing high speed computer systems

Programming and performance on a cube-connected architecture

Digest of Papers: COMPCON Spring 88. Thirty-Third IEEE Computer Society International Conference (Cat. No.88CH2539-5)

Experiences with the BBN Butterfly

Cydra 5 directed dataflow architecture

Symmetry: a second generation 'practical parallel'

The Supertrek S-1 mini-supercomputer

Rotary heads: new directions for tape backup

The limits to magnetic recording

Error management in optical disk recording

Systems, applications, and implications of optical storage

Status of optical media

The IBM 3990 disk cache

The MPE XL data management system exploiting the HP precision architecture for HP's next generation commercial computer systems

The Amperif Cache Disk System

SELF: the power of simplicity (object-oriented language)

The objective-C environment: past, present, and future

Abstract types and storage types in an OO-DBMS

An overview of the Iris object-oriented DBMS

Distributed shared memory in a loosely coupled distributed system

Design and implementation of a distributed transaction processing system

A paradigm and system for design and test of distributed applications

The AMT DAP 500

M31: a large-scale multiprocessor VAX for parallel processing research

Architecture of the NS32532-a single chip VLSI high performance CPU

Architecture of the NS32580 floating-point controller

The NS32605 cache controller

Engineering information systems prospects and problems of integration

Goals of the engineering information systems project

The engineering information system program

The economics of reuse (of software)

The software productivity consortium reuse program

Market impact of integrated software development environments

Architecture of an integration and portability platform

Trends in software development environments for large software systems

System design of the NEWS workstation

Japanese language processing on the NEWS workstation

CD-ROM system based on the NEWS workstation

The scalable processor architecture (SPARC)

Optimizing compilers for the SPARC architecture-an overview

The network computing architecture and system: an environment for developing distributed applications

The cache architecture of the Apollo DN4000

A portable and extensible environment for developing interactive applications

The VHSIC hardware description language (IEEE standard 1076): language features revisited

An interface between VHDL and EDIF

A state-of-the-art VHDL simulator

VHDL in an object oriented VLSI design environment

The V-synth system

Benchmarking of test-generation systems

IEEE standard logic symbols, why use them?

EDIF: test generation and fault simulation

Recent developments in copyright law

Cloning the IBM PS/2 series-legal and practical problems

Functional compatibility and the law: from the necessity of clean room development of computer software to the copyrightability of computer hardware

The patent/copyright interface for software protection: determining the proper role of each

Finding the trap door through patent protection of busses

Neurobiology 101: a one semester course in the neurosciences instead of a coffee break

Neural models and learning rules

Back error propagation - A critique

A test vehicle for Braitenberg control structures

Experiments in transplanting Chinese characters using back-propagation

Machine emotion

NonStop SQL-a distributed relational DBMS for OLTP

Informix-Turbo (relational database)

Design considerations in replicated database systems for disaster protection

The Mead Information Retrieval System

Camelot: a flexible, distributed transaction processing system

Site autonomy in a distributed database environment

Single-user supercomputers or how I got rid of the BLAS

Squeezing a Cray-class supercomputer into a single-user package

System software for the sciences: taming the single-user supercomputer

An introduction to the architecture of the Stellar Graphics supercomputer

The 4D-MP graphics superworkstation: computing+graphics=40 MIPS+MFLOPS and 100000 lighted polygons per second

Increasing users' productivity in a high-performance graphics environment

MATLAB-a mathematical visualization laboratory

Integration of symbolic and numerical processing in control engineering design

Graphical user interfaces and automatic generation of sequential and parallel code for scientific computing

New advances in ECL bus designs

The Futurebus protocol

Shared memory systems on the Futurebus

A highly integrated, fault-tolerant minicomputer: the NonStop CLX

Built-in-self-test for the Tandem NonStop CLX processor

Design methodology for system correctness: lessons from the Tandem NonStop CLX

Enhancement of man-machine communication: the human use of inhuman beings

From DataGlove to DataSuit

Image model control of image processing

A helmet mounted display for telerobotics

Proceedings IEEE COMPCON 97. Digest of Papers

COMPCON '96. Technologies for the Information Superhighway Digest of Papers

Digest of Papers. COMPCON'95. Technologies for the Information Superhighway

Proceedings of COMPCON '94

Digest of Papers. Compcon Spring

Digest of Papers COMPCON Spring 1992

COMPCON Spring '91 Digest of Papers

Digest of Papers Compcon Spring '90. Thirty-Fifth IEEE Computer Society International Conference on Intellectual Leverage

Digest of Papers. COMPCON Spring 89. Thirty-Fourth IEEE Computer Society International Conference: Intellectual Leverage

Compcon Fall 79. Proceedings

M31: a large-scale multiprocessor VAX for parallel processing research

Content Provider	IEEE Xplore Digital Library
Author	Reilly, M.H. Sopka, J.R.
Copyright Year	1988
Description	Author affiliation: Digital Equipment Corp., Maynard, MA, USA (Reilly, M.H.; Sopka, J.R.)
Abstract	An overview is given of the M31, a custom-designed, large-scale multiprocessor VAX for support of research and experimentation in the area of parallel processing. It is a shared-memory design with all processors having equal access to all physically available memory over a common bus. A description is given of the fast backplane interconnect, a major innovation of the M31 design. Also discussed are the processor/cache module, memory subsystem, instrumentation hardware, and software development.<>
Starting Page	200
Ending Page	206
File Size	518094
Page Count	7
File Format	PDF
ISBN	0818608285
DOI	10.1109/CMPCON.1988.4859
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1988-02-29
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Large-scale systems Parallel processing Hardware CMOS technology Monitoring Process design Probes Technological innovation Clocks Microprocessors
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in