NDLI: Processing element design for a parallel computer

Content Provider	IEEE Xplore Digital Library
Author	Kaneko, K. Nakajima, M. Kakakura, Y. Nishikawa, J. Okabayashi, I. Kadota, H.
Copyright Year	1981
Abstract	A study has been made of how cost-effectiveness due to the improvement of VLSI technology can apply to a scientific computer system without performance loss. The result is a parallel computer, ADENA (Alternating Direction Edition Nexus Array), with a core consisting of four kinds of VLSI chips, two for processor elements (PES) and two for the interprocessor network (plus some memory chips). An overview of ADENA and an analysis of its performance are given. The design considerations for the PEs incorporated in ADENA are discussed. The factors that limit performance in a parallel processing environment are analyzed, and the measures employed to improve these factors at the LSI design level are described. The 42.6 sq cm CMOS PEs reach a peak performance of 20 MFLOPS and a 256-PE ADENA 1.5 GFLOPS has been achieved and 300 to 400 MFLOPS for PDE applications.<>
Sponsorship	IEEE Computer Society
Starting Page	26
Ending Page	38
Page Count	13
File Size	1098596
File Format	PDF
ISSN	02721732
Volume Number	10
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-04-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Process design Concurrent computing Very large scale integration Parallel processing CMOS technology Vector processors Microprocessors Graphics High performance computing Performance analysis
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A VLSI RISC with 20-MFLOPS peak, 64-bit floating-point unit

The superthreaded processor architecture

iWarp: a 100-MOPS, LIW microprocessor for multicomputers

An 80-MFLOPS (peak) 64-b microprocessor for parallel computer

Scalable, vector processors for embedded systems

Transactional coherence and consistency: simplifying parallel hardware and software

Designing, packaging, and testing a 300-MHz, 115 W ECL microprocessor

A Vector Processor Based on One-Bit Microprocessors

Efficient and configurable full-search block-matching processors

Processing element design for a parallel computer

Similar Documents

A VLSI RISC with 20-MFLOPS peak, 64-bit floating-point unit

The superthreaded processor architecture

iWarp: a 100-MOPS, LIW microprocessor for multicomputers

An 80-MFLOPS (peak) 64-b microprocessor for parallel computer

Scalable, vector processors for embedded systems

Transactional coherence and consistency: simplifying parallel hardware and software

Designing, packaging, and testing a 300-MHz, 115 W ECL microprocessor

A Vector Processor Based on One-Bit Microprocessors

Efficient and configurable full-search block-matching processors

Processing element design for a parallel computer