NDLI: Architecture tradeoffs in in reduced instruction set computers: a case study

Content Provider	IEEE Xplore Digital Library
Author	ElGebaly, H. Abd-El-Barr, M. McCrosky, C.
Copyright Year	1995
Description	Author affiliation: Dept. of Comput. Sci., Victoria Univ., BC, Canada (ElGebaly, H.)
Abstract	A major problem facing computer architects is the development of methods and techniques that measure and predict the performance of their architectures. This problem arises also in designing reduced instruction set computers (RISCs). The paper studies the effect of machine instruction set on performance of a subset of RISC architectures. In particular, the study investigates the behavior and performance issues of a minimal VLSI-estate RISC architecture (LDS RISC) designed by the Lambda Digital Synthesis Group in the Department of Computational Science, University of Saskatchewan. The authors address issues in architectural design. Such as register-to-memory architecture versus load/store, instruction frequency distribution, and suitability for pipelining as they apply to the LDS architecture. An instruction simulator and profiler are written for the LDS architecture. Performance statistics are gathered during the run-time of a benchmark suite on the LDS architecture. The authors anticipate that the gathered measurements serve as the knowledge base that can be used by an architect in making detailed design tradeoffs to achieve a better architecture. The proposed modifications aim for less memory references, and faster speed than the original LDS architecture.
Starting Page	78
Ending Page	81
File Size	472100
Page Count	4
File Format	PDF
ISBN	0780325532
DOI	10.1109/PACRIM.1995.519414
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-05-17
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer architecture Computer aided instruction Computer aided software engineering Reduced instruction set computing Instruments Frequency Runtime Decoding Counting circuits Space exploration
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Survey of RISC Processors and Computers of the Mid-1980s

A design space exploration framework for reduced bit-width Instruction Set architecture (rISA) design

A RISC development case study

A versatile generator of instruction set simulators and disassemblers

Progress report on digital computers

And Now a Case for More Complex Instruction Sets

A task allocation by priority strategy for RISC architecture supported with non-overlapped multiple register set: a complexity study

Reduced instruction set computers

Comparing analytical modeling with simulation for network processors: a case study

Architecture tradeoffs in in reduced instruction set computers: a case study

Similar Documents

A Survey of RISC Processors and Computers of the Mid-1980s

A design space exploration framework for reduced bit-width Instruction Set architecture (rISA) design

A RISC development case study

A versatile generator of instruction set simulators and disassemblers

Progress report on digital computers

And Now a Case for More Complex Instruction Sets

A task allocation by priority strategy for RISC architecture supported with non-overlapped multiple register set: a complexity study

Reduced instruction set computers

Comparing analytical modeling with simulation for network processors: a case study

Architecture tradeoffs in in reduced instruction set computers: a case study