NDLI: A Novel Technique for Efficient Hardware Simulation of Spatiotemporally Correlated MIMO Fading Channels

Content Provider	IEEE Xplore Digital Library
Author	Alimohammad, A. Fard, S.F. Cockburn, B.F. Schlegel, C.
Copyright Year	2008
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Univ. of Alberta, Edmonton, AB (Alimohammad, A.; Fard, S.F.; Cockburn, B.F.; Schlegel, C.)
Abstract	We present a fading model with a compact and fast hardware implementation suitable for correlated Rayleigh fading channel simulators. The proposed scheme is based on the sum-of-sinusoids model because of its flexibility and efficient mapping onto hardware. Using numerical simulation, it is shown that the statistical properties of the generated fading variates match the theoretical reference model. Since the cross-correlations between sequences of generated fading variates are small, this model can also be used to implement a time-correlated multiple-input multiple-output (MIMO) fading channel simulator on a single field-programmable gate array (FPGA). The MIMO channel simulator can also be extended to support spatial correlation between generated fading samples. An implementation of a spatiotemporally correlated (4, 4) MIMO channel simulator on a Xilinx Virtex-II Pro XC2VP100-6 FPGA uses 46% of the configurable slices, 30% of the dedicated multipliers, and 32% of the on-chip block memories while generating 4 times 201 million 2 times 16-bit complex-valued fading samples per second.
Starting Page	718
Ending Page	724
File Size	426553
Page Count	7
File Format	PDF
ISBN	9781424420759
DOI	10.1109/ICC.2008.141
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-05-19
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hardware Spatiotemporal phenomena MIMO Fading Computational modeling Field programmable gate arrays Rayleigh channels Frequency Filters Computer simulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware implementation of triply selective Rayleigh fading channel simulators

A single-FPGA multipath MIMO fading channel simulator

Spatiotemporally correlated deterministic Rayleigh fading model for smart antenna systems

A Compact Fading Channel Simulator Using Timing-Driven Resource Sharing

High path-count multirate Rayleigh fading channel simulator with time-multiplexed datapath

An Improved SOS-Based Fading Channel Emulator

A Novel Emulator for Discrete-Time MIMO Triply Selective Fading Channels

Compact Implementation of a Sum-of-Sinusoids Rayleigh Fading Channel Simulator

Hardware realization of a low complexity fading filter for Multipath Rayleigh fading simulator

A Novel Technique for Efficient Hardware Simulation of Spatiotemporally Correlated MIMO Fading Channels

Similar Documents

Hardware implementation of triply selective Rayleigh fading channel simulators

A single-FPGA multipath MIMO fading channel simulator

Spatiotemporally correlated deterministic Rayleigh fading model for smart antenna systems

A Compact Fading Channel Simulator Using Timing-Driven Resource Sharing

High path-count multirate Rayleigh fading channel simulator with time-multiplexed datapath

An Improved SOS-Based Fading Channel Emulator

A Novel Emulator for Discrete-Time MIMO Triply Selective Fading Channels

Compact Implementation of a Sum-of-Sinusoids Rayleigh Fading Channel Simulator

Hardware realization of a low complexity fading filter for Multipath Rayleigh fading simulator

A Novel Technique for Efficient Hardware Simulation of Spatiotemporally Correlated MIMO Fading Channels