NDLI: Modified SDF Architecture for Mixed DIF/DIT FFT

Content Provider	IEEE Xplore Digital Library
Author	Seungbeom Lee Sin-Chong Park
Copyright Year	2006
Description	Author affiliation: Sch. of Eng., Inf. & Commun. Univ., Daejeon (Seungbeom Lee; Sin-Chong Park)
Abstract	In this paper, we propose the modified single-path delay feedback (SDF) architecture for FFT implementation, which implements a mixed decimation-in-frequency (DIF) / decimation-in-time (DIT) FFT algorithm. Since final stage is computed as DIT FFT algorithm and other stages including input stage are computed as DIF FFT algorithm, both of input and output data occur in normal order and additional clocks for reordering input or output do not required. This architecture is applied for 64-point FFT and compared to Radix-4 DIF SDF and Radix-4 multi-path delay commutator (MDC) architecture in the context of throughput, latency and hardware complexity. As a result, the proposed architecture has the same throughput as that of Radix-4 SDF and Radix-4 MDC architecture, and reduces the latency and hardware complexity with some tradeoff in hardware complexity increase compare to original SDF.
Starting Page	1
Ending Page	5
File Size	4433589
Page Count	5
File Format	PDF
ISBN	1424408008
DOI	10.1109/ICCT.2006.341872
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-11-27
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Hardware Throughput Clocks Computer architecture OFDM Discrete Fourier transforms Feedback Memory architecture Wireless communication
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modified SDF Architecture for Mixed DIF/DIT FFT

High-speed, Low Cost Parallel Memory-Based FFT Processors for OFDM Applications

A hardware efficient VLSI architecture for FFT processor in OFDM systems

Efficient memory-based FFT processors for OFDM applications

High speed eight-parallel mixed-radix FFT Processor for OFDM systems

A high throughput configurable FFT processor for WLAN and WiMax protocols

A Low Multiplier and Multiplication Costs 256-point FFT Implementation with Simplified Radix-24 SDF Architecture

Area-efficient memory-based architecture for FFT processing

A high-speed FFT processor for OFDM systems

Modified SDF Architecture for Mixed DIF/DIT FFT

Similar Documents

Modified SDF Architecture for Mixed DIF/DIT FFT

High-speed, Low Cost Parallel Memory-Based FFT Processors for OFDM Applications

A hardware efficient VLSI architecture for FFT processor in OFDM systems

Efficient memory-based FFT processors for OFDM applications

High speed eight-parallel mixed-radix FFT Processor for OFDM systems

A high throughput configurable FFT processor for WLAN and WiMax protocols

A Low Multiplier and Multiplication Costs 256-point FFT Implementation with Simplified Radix-24 SDF Architecture

Area-efficient memory-based architecture for FFT processing

A high-speed FFT processor for OFDM systems

Modified SDF Architecture for Mixed DIF/DIT FFT