NDLI: Improving performance and energy efficiency of matrix multiplication via pipeline broadcast

Content Provider	IEEE Xplore Digital Library
Author	Li Tan Longxiang Chen Zizhong Chen Ziliang Zong Dong Li Rong Ge
Copyright Year	2013
Description	Author affiliation: Oak Ridge Nat. Lab., Oak Ridge, TN, USA (Dong Li) \|\| Marquette Univ., Milwaukee, WI, USA (Rong Ge) \|\| Texas State Univ. - San Marcos, San Marcos, TX, USA (Ziliang Zong) \|\| Univ. of California, Riverside, Riverside, CA, USA (Li Tan; Longxiang Chen; Zizhong Chen)
Abstract	Boosting performance and energy efficiency of scientific applications running on high performance computing systems arise cruicially nowadays. Software and hardware based solutions for improving communication performance have been recognized as significant means of achieving performance gain and thus energy savings for such applications. As a fundamental component of most numerical linear algebra algorithms, improving performance and energy efficiency of distributed matrix multiplication is of major concerns. For such purposes, we propose a high performance communication scheme that fully exploits network bandwidth via non-blocking pipeline broadcast with tuned chunk size. Empirically, substantial performance gain up to 8.4% and energy savings up to 6.9% are achieved compared to blocking pipeline broadcast, and against binomial tree broadcast, performance gain up to 6.5% and energy savings up to 6.1% are observed on a 64-core cluster.
Sponsorship	IEEE Comput. Soc.
Starting Page	1
Ending Page	5
File Size	880121
Page Count	5
File Format	PDF
ISBN	9781479908981
DOI	10.1109/CLUSTER.2013.6702672
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-09-23
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Boosting IP networks Software algorithms Software Receivers Pipelines Random access memory ScaLAPACK distributed matrix multiplication performance energy pipeline broadcast binomial tree broadcast
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improving performance and energy efficiency of matrix multiplication via pipeline broadcast

Updating designed for fast IP lookup

Fast IP table lookup and memory reduction

Toward predictable performance in decision tree based packet classification algorithms

High-throughput IP-lookup supporting dynamic routing tables using FPGA

Improving energy efficiency by making DRAM less randomly accessed

High Speed IP Routing Lookup Algorithm Based on RAM and TCAM

Scalable high-throughput SRAM-based architecture for IP-lookup using FPGA

Energy Efficient Parallel Matrix-Matrix Multiplication for DVFS-enabled Clusters

Improving performance and energy efficiency of matrix multiplication via pipeline broadcast

Similar Documents

Improving performance and energy efficiency of matrix multiplication via pipeline broadcast

Updating designed for fast IP lookup

Fast IP table lookup and memory reduction

Toward predictable performance in decision tree based packet classification algorithms

High-throughput IP-lookup supporting dynamic routing tables using FPGA

Improving energy efficiency by making DRAM less randomly accessed

High Speed IP Routing Lookup Algorithm Based on RAM and TCAM

Scalable high-throughput SRAM-based architecture for IP-lookup using FPGA

Energy Efficient Parallel Matrix-Matrix Multiplication for DVFS-enabled Clusters

Improving performance and energy efficiency of matrix multiplication via pipeline broadcast