NDLI: The symmetric hypernets-design and analysis

Content Provider	IEEE Xplore Digital Library
Author	Kaushal, R.P. Bedi, J.S.
Copyright Year	1992
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Wayne State Univ., Detroit, MI, USA (Kaushal, R.P.; Bedi, J.S.)
Abstract	K. Hwang and J. Ghosh (1987) proposed an interconnection network called a hypernet which has a constant node degree and is easily expandable. However, its component count increases unsymmetrically with the increase in size. The authors propose a topology called a symmetric hypernet which grows symmetrically with the increase in dimension and hierarchical level. Symmetric hypernets have two types of physical nodes, the processing nodes (PEs) which perform data processing tasks only and PE/IO nodes which perform both data processing and input/output tasks. Symmetric hypernets are a good alternative to hypercube topology for constructing moderate size parallel machines. They have slightly more internal links than the hypernets suggested by Hwang and Ghosh but have a relatively small diameter for moderate size networks, better reliability, smaller overall average distance and overall normalized average distance, better fault tolerance, more alternative paths between any two nodes, and low traffic density. Simple addressing rules resulted in a simple and efficient mapping algorithm. The PE/IO nodes are placed uniformly in the network and have separate and predefined addresses. Location of the PE nodes and PE/IO nodes is predetermined, which results in simple and efficient VLSI design. Network expansion is very gradual and uniform.<>
Starting Page	863
Ending Page	866
File Size	374227
Page Count	4
File Format	PDF
ISBN	0780305108
DOI	10.1109/MWSCAS.1992.271188
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1992-08-09
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Hypercubes Network topology Mercury (metals) Data processing Hardware Multiprocessor interconnection networks Multiprocessing systems Supercomputers Power system interconnection Parallel processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in