NDLI: Homogeneous VLSI for 2-D digital signal processing

Content Provider	IEEE Xplore Digital Library
Author	Jullien, G.A. Miller, W.C.
Copyright Year	1989
Description	Author affiliation: Windsor Univ., Ont., Canada (Jullien, G.A.; Miller, W.C.)
Abstract	A discussion is presented of the VLSI implementation of processing elements that can be used in very high-throughput two-dimensional signal processing systems. The architecture is based entirely on a single generic cell and forms naturally homogeneous architectures when used to implement bit-level systolic arrays over finite rings. The authors briefly discuss the cellular structure that is used to implement the bit-level arrays, introduce a novel circuit form that allows very fast processing for any CMOS technology, and, as an example, discuss the implementation of a two-dimensional computational element for high-throughput DFT processors. The VLSI array implementation for the DFT computational element is illustrated by a mask layout in a double-metal 3- mu m CMOS technology; projected throughput rates in this technology are simulated in excess of 45 M samples/s.<>
Starting Page	1388
Ending Page	1391
File Size	400589
Page Count	4
File Format	PDF
DOI	10.1109/ISCAS.1989.100615
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-05-08
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Digital signal processing CMOS technology Array signal processing Computer architecture Systolic arrays Circuits CMOS process Throughput Computational modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 2-D Systolic Array for High-Throughput Computation of 2-D Discrete Fourier Transform

New VLSI systolic array design for real-time digital signal processing

VLSI bit-level systolic array for radar front-end signal processing

Low latency, High throughput and Less complex VLSI architecture for 2D-DFT

Design of a fully-pipelined systolic array for flexible transposition-free VLSI of 2-D DFT

Highly concurrent reduced-complexity 2-D systolic array for discrete Fourier transform

Efficient 2-D systolic array implementation of a prime factor DFT algorithm

Array architectures for block matching algorithms

Design of a digital VLSI neuroprocessor for signal and image processing

Homogeneous VLSI for 2-D digital signal processing

Similar Documents

A 2-D Systolic Array for High-Throughput Computation of 2-D Discrete Fourier Transform

New VLSI systolic array design for real-time digital signal processing

VLSI bit-level systolic array for radar front-end signal processing

Low latency, High throughput and Less complex VLSI architecture for 2D-DFT

Design of a fully-pipelined systolic array for flexible transposition-free VLSI of 2-D DFT

Highly concurrent reduced-complexity 2-D systolic array for discrete Fourier transform

Efficient 2-D systolic array implementation of a prime factor DFT algorithm

Array architectures for block matching algorithms

Design of a digital VLSI neuroprocessor for signal and image processing

Homogeneous VLSI for 2-D digital signal processing