Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Li-Hsun Chen Chen, O.T.-C. Ruey-Ling Ma |
| Copyright Year | 2003 |
| Description | Author affiliation: Dept. of Electr. Eng., Nat. Chung Cheng Univ., Chia-Yi, Taiwan (Li-Hsun Chen; Chen, O.T.-C.) |
| Abstract | In this work, a high-efficiency reconfigurable digital signal processor (DSP) that consists of two arithmetic logic units and a reconfigurable computation unit is designed. The design methodology for the reconfigurable computation unit is explored based on the intermediate grain framework. The proposed reconfigurable computation unit includes 8/spl times/8 array processing elements and interconnection paths where the processing element is based on two 8-bit ripple adders and simple logic gates. This reconfigurable computation unit can be configured to perform special operations such as two 16/spl times/16-bit multiplication, sixteen 32-bit addition/subtraction, one 16-bit dot product and sixteen 8-bit absolute that utilize these 64 processing elements in different connection topologies to increase their usage rates. In the benchmark analyses, the 8/spl times/8-pixel motion estimation and 8/spl times/8-pixel discrete cosine transform are realized in the proposed reconfigurable DSP, TI TMS320C64 and MorphoSys. Additionally, the comparison of computation performances and hardware costs is performed to show that the proposed reconfigurable DSP is able to achieve a higher computation performance at a low hardware cost. Therefore, the reconfigurable DSP proposed herein can achieve high-efficiency computing for various multimedia applications. |
| Sponsorship | IEEE Circuits & Syst. Soc Mahanakorn Univ. Technol |
| File Size | 376910 |
| File Format | |
| ISBN | 0780377613 |
| DOI | 10.1109/ISCAS.2003.1206087 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2003-05-25 |
| Publisher Place | Thailand |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | Digital signal processors Multimedia computing Digital signal processing Reconfigurable logic High performance computing Hardware Costs Digital arithmetic Logic design Signal design |
| Content Type | Text |
| Resource Type | Article |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|