NDLI: A low-voltage programmable-gain CMOS amplifier with very-low temperature-drift

Content Provider	IEEE Xplore Digital Library
Author	De Lima, J.A. Dualibe, C.
Copyright Year	2001
Description	Author affiliation: Dept. of Electr. Eng., Univ. Estadual Paulista, Sao Paulo, Brazil (De Lima, J.A.)
Abstract	A new topology for a LVLP variable-gain CMOS amplifier is presented. Inputand load-stage are built around triode-transconductors so that voltage-gain is fully defined by a linear relationship involving only device-geometries and biases. Excellent gain-accuracy, temperature-insensitivity and wide range of programmability are thus achieved. Moreover, adaptative biasing improves the common-mode voltage stability upon gain-adjusting. As an example, a 0-40 dB programmable-gain audio-amplifier is designed. Its performance is supported by a range of simulations. For I'/sub DD/=1.8 V and 20 dB-nominal gain, one has A/sub v/=19.97 dB, f/sub 3dB/=770 kHz and quiescent dissipation of 378 /spl mu/W. Over temperatures from -25/spl deg/C to 125/spl deg/C, the 0.1 dB-bandwidth is 52 kHz. Dynamic-range is optimized to 57.2 dB and 42.6 dB for gains of 20 dB and 40 dB, respectively. THD figures correspond to -60.6 dB at V/sub out/=1 V/sub pp/ and -79.7 dB at V/sub out/=0.5 V/sub pp/. A nearly constant bandwidth for different gains is also attained.
Sponsorship	IEEE Circuits & Syst. Soc
Starting Page	627
Ending Page	630
File Size	402878
Page Count	4
File Format	PDF
ISBN	0780366859
DOI	10.1109/ISCAS.2001.921934
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-05-06
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Voltage Bandwidth Temperature Feedback loop Audio systems Circuit topology Transconductance Geometry Hearing aids Complexity theory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in