NDLI: On designing OTA-C graphic-equalizers with MOSFET-triode transconductors

Content Provider	IEEE Xplore Digital Library
Author	De Lima, J.A. Petraglia, A.
Copyright Year	2001
Description	Author affiliation: Dept. of Electr. Eng., Univ. Estadual de Campinas, Sao Paulo, Brazil (De Lima, J.A.)
Abstract	A CMOS audio-equalizer based on a parallel-array of 2/sup nd/-order bandpass-sections is presented and realized with triode transconductors. It has a programmable 12 dB-boost/cut on each of its three decode-bands, easily achieved through the linear dependence of g/sub m/ on V/sub DS/. In accordance with a 0.8 /spl mu/m n-well double-metal fabrication process, a range of simulations supports theoretical analysis and circuit performance at different boost/cut scenarios. For V/sub DD/=3.3 V, full-boosting stand-by power consumption is 1.05 mW. THD=-4.261 dB at 1 V/sub pp/ and may be improved by balanced structures. Thermal- and 1/f-noise spectral densities are 3.2 /spl mu/V/Hz/sup 12/ and 18.2 /spl mu/V/Hz/sup 12/@ 20 Hz, respectively, for a dynamic range of 52.3 dB at 1 V/sub pp/. The equalizer effective area is 2.4 mm/sup 2/. The drawback of the existing transmission-zero due to the feedthrough-capacitance of a triode input-device is also addressed. The proposed topology can be extended to the design of more complex graphic-equalizers and hearing-aids.
Sponsorship	IEEE Circuits & Syst. Soc
Starting Page	212
Ending Page	215
File Size	359167
Page Count	4
File Format	PDF
ISBN	0780366859
DOI	10.1109/ISCAS.2001.921828
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-05-06
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transconductors Decoding Fabrication Analytical models Circuit simulation Circuit analysis Performance analysis Circuit optimization Energy consumption Dynamic range
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in