NDLI: Design procedure based on VHDL language transformations

Content Provider	IEEE Xplore Digital Library
Author	Hosszu, G. Kovacs, F. Varga, L.
Copyright Year	1999
Description	Author affiliation: Dept. of Electron. Devices, TUB, Budapest, Hungary (Hosszu, G.)
Abstract	Automated hardware synthesis starting from the register transfer level (RT-level) VHDL description is well established. However, starting the design on a higher abstraction level than the RT-level is one of the major problems within the VHDL based system synthesis. We present a novel design procedure called SYLANT (Synthesis based on Language Transformations), which uses the methodology of high-level synthesis. It starts from the abstract functional model and produces an RT-level description through successive language transformations. The biggest advantage of this method is that no other description technique than the standard VHDL is considered. The intermediate VHDL code is accessible to the designer, the circuit model can be simulated after each design step. Different algorithms can be implemented for any step, depending on the applied technology dependent information and various RT-level architectures can be obtained. The output VHDL format is suitable to continue the design flow with RT-level based synthesis tools.
Starting Page	407
Ending Page	410
File Size	717974
Page Count	4
File Format	PDF
ISBN	0780354710
DOI	10.1109/ISCAS.1999.777891
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-05-30
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks High level synthesis Circuit synthesis Hardware Automata Synchronization Electron devices Circuit simulation Resource management Joining processes
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in