NDLI: Low-order harmonics analysis and suppression method for 400Hz single-phase VSI

Content Provider	IEEE Xplore Digital Library
Author	Guoqing Yuan Siqin Luo Shiying Zhou Xudong Zou Kaifeng Zou
Copyright Year	2015
Description	Author affiliation: Qingdao Branch of Naval Aeronaut. Eng. Inst., Qingdao, China (Kaifeng Zou) \|\| State Key Lab. of Adv. Electromagn. Eng. & Technol., HUST, Wuhan, China (Guoqing Yuan; Siqin Luo; Shiying Zhou; Xudong Zou)
Abstract	It is necessary to insert a dead-time in sinusoidal pulse width modulation (SPWM) voltage source inverter (VSI) to prevent a short circuit in the DC link. However, this will cause the dead-time effect, drop the fundamental voltage and introduce the $3^{rd},$ $5^{th}$ and $7^{th}$ low-order harmonics into the output voltage. Conventional dead-time compensation methods either average voltage based or inductor current feedback compensation cannot be adopted in the case of high inductor ripple current. Moreover, even with high-precision detection of the inductor current polarity, the conventional methods are still not suitable when unipolar frequency doubling SPWM method is adopted. Dead-time effect is different when different SPWM methods are used. In this paper, dead-time effect of unipolar frequency doubling SPWM is analyzed and a new approach for eliminating low-order harmonics is proposed. Simulation and experiment on a 400-Hz prototype both show satisfactory results and verify the validity of the analysis and the effectiveness of the proposed control method.
Starting Page	2341
Ending Page	2345
File Size	938966
Page Count	5
File Format	PDF
ISBN	9781479967353
DOI	10.1109/APEC.2015.7104675
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-03-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Inductors Power harmonic filters Harmonic analysis Inverters Voltage control Resonant frequency Delays unipolar frequency doubling SPWM 400-Hz inverter dead-time effect low-order harmonics suppression
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in