NDLI: Performance analysis and model-to-hardware correlation of multigigahertz parallel bus with transmit pre-emphasis equalization

Content Provider	IEEE Xplore Digital Library
Author	Beyene, W.T. Feng, J. Cheng, N. Xingchao Yuan
Copyright Year	1963
Abstract	The performance of multigigahertz systems is adversely impacted by nonideal physical effects such as attenuation, crosstalk, impedance mismatches, intersymbol interference, and component and parameter variations. Many of these nonideal physical effects can be mitigated by selecting proper signaling topologies and techniques, by using judicious design rules, and by applying advanced circuitry and signal processing techniques. However, the component and parameter variations due to process and environmental conditions are more difficult to overcome, and their impact on a multigigahertz system needs to be quantified in order to ensure robust system operation under worst case operating conditions. This paper investigates the sensitivity of the performance of multigigahertz systems to component and parameter variations using simulations. The modeling accuracy of the equalized channel is correlated with a prototype system operating at data rates of up to 8 Gb/s. The sensitivity of equalization taps to variations in channel parameters is also studied. Finally, a measurement-based simulation method of evaluating the impact of transmitter and receiver jitter on the system timing margin is presented.
Sponsorship	IEEE Microwave Theory and Techniques Society
Starting Page	3568
Ending Page	3577
Page Count	10
File Size	2386658
File Format	PDF
ISSN	00189480
Volume Number	53
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Performance analysis Signal processing Attenuation Crosstalk Impedance Intersymbol interference Circuit topology Signal design Robustness Prototypes timing jitter Equalization techniques interconnect system intersymbol interference (ISI) parameter variations
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Phase and amplitude pre-emphasis techniques for low-power serial links

A 12-Gb/s Multichannel I/O Using MIMO Crosstalk Cancellation and Signal Reutilization in 65-nm CMOS

Low-complexity adaptive equalization for high-speed chip-to-chip communication paths by zero-forcing of jitter components

A 6-Gb/s MIMO Crosstalk Cancellation Scheme for High-Speed I/Os

Nyquist filters with robust performance against timing jitter

Parametric construction of Nyquist-I pulses

Two-parameter Nyquist pulses with better performance

Analytical Eye-Diagram Determination for the Efficient and Accurate Signal Integrity Verification of Single Interconnect Lines

Measurement of Intersymbol Interference Jitter by Fractional Oversampling for Adaptive Equalization

Performance analysis and model-to-hardware correlation of multigigahertz parallel bus with transmit pre-emphasis equalization

Similar Documents

Phase and amplitude pre-emphasis techniques for low-power serial links

A 12-Gb/s Multichannel I/O Using MIMO Crosstalk Cancellation and Signal Reutilization in 65-nm CMOS

Low-complexity adaptive equalization for high-speed chip-to-chip communication paths by zero-forcing of jitter components

A 6-Gb/s MIMO Crosstalk Cancellation Scheme for High-Speed I/Os

Nyquist filters with robust performance against timing jitter

Parametric construction of Nyquist-I pulses

Two-parameter Nyquist pulses with better performance

Analytical Eye-Diagram Determination for the Efficient and Accurate Signal Integrity Verification of Single Interconnect Lines

Measurement of Intersymbol Interference Jitter by Fractional Oversampling for Adaptive Equalization

Performance analysis and model-to-hardware correlation of multigigahertz parallel bus with transmit pre-emphasis equalization