NDLI: Data-dependent jitter in serial communications

Content Provider	IEEE Xplore Digital Library
Author	Analui, B. Buckwalter, J.F. Hajimiri, A.
Copyright Year	1963
Abstract	We present a method for predicting data-dependent jitter (DDJ) introduced by a general linear time-invariant LTI system based on the system's unit step response. We express the exact DDJ of a first-order system and verify the validity of the solution experimentally. We then propose a perturbation technique to generalize the analytical expression for DDJ. We highlight the significance of the unit step response in characterizing DDJ and emphasize that bandwidth is not a complete measure for predicting DDJ. We separate the individual jitter contributions of prior bits and use the result to predict the DDJ of a general LTI system. In particular, we identify a dominant prior bit that signifies the well-known distribution of deterministic jitter, the two impulse functions. We also show a jitter minimization property of high-order LTI systems. We verify our generalized analytical expression of DDJ for several real systems including an integrated CMOS 10-Gb/s trans-impedance amplifier by comparing the theory and measurement results. The theory predicts the jitter with as low as only 7.5% error.
Sponsorship	IEEE Microwave Theory and Techniques Society
Starting Page	3388
Ending Page	3397
Page Count	10
File Size	1455474
File Format	PDF
ISSN	00189480
Volume Number	53
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing jitter Clocks Bandwidth Sampling methods Integrated circuit technology Bit error rate Crosstalk High speed integrated circuits Perturbation methods Transmitters step response Data-dependent jitter (DDJ) deterministic jitter (DJ) jitter jitter distribution linear time-invariant (LTI) system
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electrical and Electronic Engineering Radiation

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Novel CMOS Circuits to Measure Data-Dependent Jitter, Random Jitter, and Sinusoidal Jitter in Real Time

The Instrument Bandwidth Effect in Jitter and BER Test for High-Speed Serial Interconnection

Predicting data-dependent jitter

Phase and amplitude pre-emphasis techniques for low-power serial links

Cancellation of crosstalk-induced jitter

Bit-Error-Rate Estimation for High-Speed Serial Links

The relationship between bit-error rate, operating speed and circuit scale of SFQ circuits

Crosstalk bounded uncorrelated jitter (BUJ) for high-speed interconnects

Modeling of Eye-Diagram Distortion and Data-Dependent Jitter in Meander Delay Lines on High-Speed Printed Circuit Boards (PCBs) Based on a Time-Domain Even-Mode and Odd-Mode Analysis

Data-dependent jitter in serial communications

Similar Documents

Novel CMOS Circuits to Measure Data-Dependent Jitter, Random Jitter, and Sinusoidal Jitter in Real Time

The Instrument Bandwidth Effect in Jitter and BER Test for High-Speed Serial Interconnection

Predicting data-dependent jitter

Phase and amplitude pre-emphasis techniques for low-power serial links

Cancellation of crosstalk-induced jitter

Bit-Error-Rate Estimation for High-Speed Serial Links

The relationship between bit-error rate, operating speed and circuit scale of SFQ circuits

Crosstalk bounded uncorrelated jitter (BUJ) for high-speed interconnects

Modeling of Eye-Diagram Distortion and Data-Dependent Jitter in Meander Delay Lines on High-Speed Printed Circuit Boards (PCBs) Based on a Time-Domain Even-Mode and Odd-Mode Analysis

Data-dependent jitter in serial communications