NDLI: Comparator Power Reduction in Low-Frequency SAR ADC Using Optimized Vote Allocation

Content Provider	IEEE Xplore Digital Library
Author	Ahmadi, M. Won Namgoong
Copyright Year	1993
Abstract	When operating at scaled supply voltages, the primary source of performance degradation in a successive approximation register (SAR) analog-to-digital converter (ADC) is the comparator thermal noise. Low-noise comparator can be used but at the expense of increased power dissipation. This paper presents an approach to reduce the comparator power in SAR ADCs. A mathematical model of a SAR ADC derived in this paper suggests that using the same comparator noise variance for each bit cycle is suboptimal and results in more power consumption than necessary. A noise programmable comparator based on majority vote technique is proposed to adjust the comparator noise performance at each bit step. As a proof of concept, a 10-bit SAR ADC that operates at 0.5-V supply voltage and supports a flexible differential input dynamic range from 0.4 to 1 V has been fabricated in 65-nm CMOS process. The prototype achieves an effective number of bits ranging from 7.1 to 9.1 bits and a figure of merit from 3.3 to 6.8 fJ/conversion step while operating at 250 kS/s.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	2384
Ending Page	2394
Page Count	11
File Size	3373167
File Format	PDF
ISSN	10638210
Volume Number	23
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Nickel Thermal noise Power demand Capacitors Probability distribution Mathematical model successive approximation register (SAR). Analog-to-digital converter (ADC) comparator noise majority vote noise analysis optimization successive approximation register (SAR)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Comparator Power Minimization Analysis for SAR ADC Using Multiple Comparators

A 5.8 nW 9.1-ENOB 1-kS/s Local Asynchronous Successive Approximation Register ADC for Implantable Medical Device

10-bit 30-MS/s SAR ADC Using a Switchback Switching Method

An 8-bit 0.35-V 5.04-fJ/Conversion-Step SAR ADC With Background Self-Calibration of Comparator Offset

Noise Modeling and Analysis of SAR ADCs

A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step

Thermal and Reference Noise Analysis of Time-Interleaving SAR and Partial-Interleaving Pipelined-SAR ADCs

An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count

A 0.8-V, 1-MS/s, 10-bit SAR ADC for Multi-Channel Neural Recording

Comparator Power Reduction in Low-Frequency SAR ADC Using Optimized Vote Allocation

Similar Documents

Comparator Power Minimization Analysis for SAR ADC Using Multiple Comparators

A 5.8 nW 9.1-ENOB 1-kS/s Local Asynchronous Successive Approximation Register ADC for Implantable Medical Device

10-bit 30-MS/s SAR ADC Using a Switchback Switching Method

An 8-bit 0.35-V 5.04-fJ/Conversion-Step SAR ADC With Background Self-Calibration of Comparator Offset

Noise Modeling and Analysis of SAR ADCs

A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step

Thermal and Reference Noise Analysis of Time-Interleaving SAR and Partial-Interleaving Pipelined-SAR ADCs

An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count

A 0.8-V, 1-MS/s, 10-bit SAR ADC for Multi-Channel Neural Recording

Comparator Power Reduction in Low-Frequency SAR ADC Using Optimized Vote Allocation