NDLI: A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor

Content Provider	IEEE Xplore Digital Library
Author	Dae-Hyun Kwon Young-Seok Park Woo-Young Choi
Copyright Year	2004
Abstract	We demonstrate a clock and data recovery (CDR) circuit having a new type of a multi-level bang-bang phase detector (ML-BBPD). The gain characteristics of our ML-BBPD can be programmed by scanning the dead-zone width of a variable dead-zone BBPD in the time domain. Its linear-like gain characteristics result in less sensitive CDR performance against input jitter and process, voltage, and temperature (PVT) variations. In addition, a built-in on-chip jitter monitor can be easily implemented using our ML-BBPD. A prototype 1.25-Gb/s CDR based on our ML-BBPD with a built-in jitter monitor is realized with 0.18- μm CMOS technology and its performance is successfully verified with measurement.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	1472
Ending Page	1480
Page Count	9
File Size	2245024
File Format	PDF
ISSN	15498328
Volume Number	62
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Jitter Clocks Monitoring Voltage-controlled oscillators Detectors Temperature measurement Generators on-chip jitter monitoring Clock and data recovery circuit multi-level bang-bang phase detector
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Influence of Jitter on Limit Cycles in Bang-Bang Clock and Data Recovery Circuits

A 200-Mbps/spl sim/2-Gbps continuous-rate clock-and-data-recovery circuit

A Digital Clock and Data Recovery Architecture for Multi-Gigabit/s Binary Links

Modeling of Jitter in Bang-Bang CDR With Fourier Series Analysis

Steady-State Analysis of Phase-Locked Loops Using Binary Phase Detector

A 10-Gb/s Low Jitter Single-Loop Clock and Data Recovery Circuit With Rotational Phase Frequency Detector

Low jitter and multirate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection

A 5-Gb/s CDR Circuit With Automatically Calibrated Linear Phase Detector

A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector

A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor

Similar Documents

Influence of Jitter on Limit Cycles in Bang-Bang Clock and Data Recovery Circuits

A 200-Mbps/spl sim/2-Gbps continuous-rate clock-and-data-recovery circuit

A Digital Clock and Data Recovery Architecture for Multi-Gigabit/s Binary Links

Modeling of Jitter in Bang-Bang CDR With Fourier Series Analysis

Steady-State Analysis of Phase-Locked Loops Using Binary Phase Detector

A 10-Gb/s Low Jitter Single-Loop Clock and Data Recovery Circuit With Rotational Phase Frequency Detector

Low jitter and multirate clock and data recovery circuit using a MSADLL for chip-to-chip interconnection

A 5-Gb/s CDR Circuit With Automatically Calibrated Linear Phase Detector

A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector

A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor