NDLI: Split ADC Based Fully Deterministic Multistage Calibration for High Speed Pipeline ADCs

Content Provider	IEEE Xplore Digital Library
Author	Adel, H. Sabut, M. Louerat, M.-M.
Copyright Year	2004
Abstract	A fully deterministic digital background calibration for pipeline ADCs is presented. The proposed approach is based on split ADC concept to give the shortest background calibration time with high accuracy. A slope mismatch averaging technique is employed in a multistage calibration scheme to deterministically detect the circuit errors without any iterative operations or feedback loops, which render it fast and accurate. Analysis and behavioral simulations for the developed multistage calibration demonstrate the efficiency of this technique and its merit over the LMS-based techniques. Practical considerations have been considered and the proposed calibration has been applied on a 200 MS/s 40 nm CMOS split pipeline ADC to correct for the capacitor mismatch and the amplifier finite gain. The post-layout simulation results show a very fast calibration cycle, where the ADC achieves more than 11 ENOB in less than 1600 clock cycles.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	1481
Ending Page	1488
Page Count	8
File Size	1718562
File Format	PDF
ISSN	15498328
Volume Number	62
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Calibration Capacitors Accuracy Pipeline processing Pipelines Least squares approximations Linearity split ADC Analog digital conversion calibration time CMOS digital calibration digitally assisted analog pipeline converter
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Radix-based digital calibration techniques for multi-stage recycling pipelined ADCs

Area and Power Optimization of High-Order Gain Calibration in Digitally-Enhanced Pipelined ADCs

A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme

Background Calibration With Piecewise Linearized Error Model for CMOS Pipeline A/D Converter

All-Digital Background Calibration of a Successive Approximation ADC Using the “Split ADC” Architecture

Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs

“Split ADC” Background Linearization of VCO-Based ADCs

A 1.2-V 250-mW 14-b 100-MS/s Digitally Calibrated Pipeline ADC in 90-nm CMOS

A 10-b 320-MS/s Stage-Gain-Error Self-Calibration Pipeline ADC

Split ADC Based Fully Deterministic Multistage Calibration for High Speed Pipeline ADCs

Similar Documents

Radix-based digital calibration techniques for multi-stage recycling pipelined ADCs

Area and Power Optimization of High-Order Gain Calibration in Digitally-Enhanced Pipelined ADCs

A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme

Background Calibration With Piecewise Linearized Error Model for CMOS Pipeline A/D Converter

All-Digital Background Calibration of a Successive Approximation ADC Using the “Split ADC” Architecture

Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs

“Split ADC” Background Linearization of VCO-Based ADCs

A 1.2-V 250-mW 14-b 100-MS/s Digitally Calibrated Pipeline ADC in 90-nm CMOS

A 10-b 320-MS/s Stage-Gain-Error Self-Calibration Pipeline ADC

Split ADC Based Fully Deterministic Multistage Calibration for High Speed Pipeline ADCs