NDLI: Phase-Change Memory Optimization for Green Cloud with Genetic Algorithm

Content Provider	IEEE Xplore Digital Library
Author	Meikang Qiu Zhong Ming Jiayin Li Keke Gai Ziliang Zong
Copyright Year	1968
Abstract	Green cloud is an emerging new technology in the computing world in which memory is a critical component. Phase-change memory (PCM) is one of the most promising alternative techniques to the dynamic random access memory (DRAM) that faces the scalability wall. Recent research has been focusing on the multi-level cell (MLC) of PCM. By precisely arranging multiple levels of resistance inside a PCM cell, more than one bit of data can be stored in one single PCM cell. However, the MLC PCM suffers from the degradation of performance compared to the single-level cell(SLC) PCM, due to the longer memory access time. In this paper, we present a genetic-based optimization algorithm for chip multiprocessor (CMP) equipped with PCM memory in green clouds. The proposed genetic-based algorithm not only schedules and assigns tasks to cores in the CMP system, but also provides a PCM MLC configuration that balances the PCM memory performance as well as the efficiency. The experimental results show that our genetic-based algorithm can significantly reduce the maximum memory usage by 76.8 percent comparing with the uniform SLC configuration, and improve the efficiency of memory usage by 127 percent comparing with the uniform 4 bits/cell MLC configuration. Moreover, the performance of the system is also improved by 24.5 percent comparing with the uniform 4 bits/cell MLC configuration in terms of total execution time.
Sponsorship	IEEE Computer Society Technical Committee on Distributed Process IEEE Computer Society Technical Committee on VLSI IEEE Technical Committee on Computer Architecture IEEE Computer Society
Starting Page	3528
Ending Page	3540
Page Count	13
File Size	1089154
File Format	PDF
ISSN	00189340
Volume Number	64
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase change materials Microprocessors Genetic algorithms Memory management Random access memory Cloud computing Green computing green cloud Phase-change memory task scheduling MLC SLC genetic algorithm
Content Type	Text
Resource Type	Article
Subject	Theoretical Computer Science Computational Theory and Mathematics Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Parallel Quicksort using fetch-and-add

The strict time lower bound and optimal schedules for parallel prefix with resource constraints

Processor allocation and task scheduling of matrix chain products on parallel systems

A parallel algorithm for solving sparse triangular systems

PRAM processor allocation: a hidden bottleneck in sublogarithmic algorithms

Scans as primitive parallel operations

Efficient parallel convex hull algorithms

On time bounds, the work-time scheduling principle, and optimality for BSR

Adaptive Resource Provisioning for the Cloud Using Online Bin Packing

Phase-Change Memory Optimization for Green Cloud with Genetic Algorithm

Similar Documents

Parallel Quicksort using fetch-and-add

The strict time lower bound and optimal schedules for parallel prefix with resource constraints

Processor allocation and task scheduling of matrix chain products on parallel systems

A parallel algorithm for solving sparse triangular systems

PRAM processor allocation: a hidden bottleneck in sublogarithmic algorithms

Scans as primitive parallel operations

Efficient parallel convex hull algorithms

On time bounds, the work-time scheduling principle, and optimality for BSR

Adaptive Resource Provisioning for the Cloud Using Online Bin Packing

Phase-Change Memory Optimization for Green Cloud with Genetic Algorithm