NDLI: Sensor-to-Digital Interface Built Entirely With Carbon Nanotube FETs

Content Provider	IEEE Xplore Digital Library
Author	Shulaker, M.M. Van Rethy, J. Hills, G. Hai Wei Hong-Yu Chen Gielen, G. Wong, H.-S.P. Mitra, S.
Copyright Year	1966
Abstract	Low-power applications, such as sensing, are becoming increasingly important and demanding in terms of minimizing energy consumption, driving the search for new and innovative interface architectures and technologies. Carbon nanotube FETs (CNFETs) are excellent candidates for further energy reduction, as CNFET-based digital circuits are projected to achieve an order of magnitude improvement in energy-delay product compared with silicon-CMOS at highly scaled technology nodes. However, carbon nanotubes (CNTs) are inherently subject to imperfections and variations such as those induced by mispositioned and metallic CNTs. These substantial imperfections and variations have prevented the demonstration of complex CNFET circuits until now. This paper presents the first demonstration of a subsystem, which is a complete capacitive sensor interface circuit, implemented entirely using CNFETs that can be fabricated reproducibly in a VLSI-compatible fashion. This is made possible by: 1) a digitally oriented interface architecture and 2) the imperfection-immune design paradigm, which combines design and processing techniques to successfully overcome CNT imperfections and variations. In addition to electrical measurements, we demonstrate correct operation of our CNFET circuitry by interfacing it with a sensor used to control a handshaking robot.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	190
Ending Page	201
Page Count	12
File Size	2240918
File Format	PDF
ISSN	00189200
Volume Number	49
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CNTFETs Layout Electric breakdown Capacitive sensors Logic gates Standards Robot sensing systems sensor interface circuit Carbon nanotube (CNT) carbon nanotube FET (CNFET)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Compact Model for Dual-Gate One-Dimensional FET: Application to Carbon-Nanotube FETs

Scalable Carbon Nanotube Computational and Storage Circuits Immune to Metallic and Mispositioned Carbon Nanotubes

A Compact Virtual-Source Model for Carbon Nanotube FETs in the Sub-10-nm Regime—Part II: Extrinsic Elements, Performance Assessment, and Design Optimization

Functional Yield Estimation of Carbon Nanotube-Based Logic Gates in the Presence of Defects

Multichannel Carbon-Nanotube FETs and Complementary Logic Gates With Nanowelded Contacts

Noniterative Compact Modeling for Intrinsic Carbon-Nanotube FETs: Quantum Capacitance and Ballistic Transport

Radio-Frequency Performance of Carbon Nanotube-Based Devices and Circuits Considering Noise and Process Variation

Rapid Co-Optimization of Processing and Circuit Design to Overcome Carbon Nanotube Variations

Hybrid CMOS and CNFET Power Gating in Ultralow Voltage Design

Sensor-to-Digital Interface Built Entirely With Carbon Nanotube FETs

Similar Documents

A Compact Model for Dual-Gate One-Dimensional FET: Application to Carbon-Nanotube FETs

Scalable Carbon Nanotube Computational and Storage Circuits Immune to Metallic and Mispositioned Carbon Nanotubes

A Compact Virtual-Source Model for Carbon Nanotube FETs in the Sub-10-nm Regime—Part II: Extrinsic Elements, Performance Assessment, and Design Optimization

Functional Yield Estimation of Carbon Nanotube-Based Logic Gates in the Presence of Defects

Multichannel Carbon-Nanotube FETs and Complementary Logic Gates With Nanowelded Contacts

Noniterative Compact Modeling for Intrinsic Carbon-Nanotube FETs: Quantum Capacitance and Ballistic Transport

Radio-Frequency Performance of Carbon Nanotube-Based Devices and Circuits Considering Noise and Process Variation

Rapid Co-Optimization of Processing and Circuit Design to Overcome Carbon Nanotube Variations

Hybrid CMOS and CNFET Power Gating in Ultralow Voltage Design

Sensor-to-Digital Interface Built Entirely With Carbon Nanotube FETs