NDLI: Exploiting Replicated Cache Blocks to Reduce L2 Cache Leakage in CMPs

Content Provider	IEEE Xplore Digital Library
Author	Hyunhee Kim Jung Ho Ahn Jihong Kim
Copyright Year	1993
Abstract	Modern chip multiprocessors (CMPs) employ large L2 caches to reduce the performance gap between processors and off-chip memory. However, as the size of an L2 cache increases, its leakage power consumption also becomes a major contributor to the total power dissipation. Managing the leakage power of L2 caches, therefore, is an important issue in realizing low-power CMPs. In CMPs with private L2 caches, each processor makes a copy of the data in its local cache in order to access the data faster, which is called replication. In this paper, we propose a novel leakage management technique that dynamically turns off replications in private L2 caches for leakage power reduction by exploiting two key observations: 1) the cost of an extra cache miss due to the turned-off replication is small because the same cache block exists in another on-chip cache and 2) turning off the replication incurs no extra cache miss if it is invalidated by other processors in order to maintain cache coherence. Since blindly turning off the frequently accessed replications can degrade performance, the proposed technique dynamically controls the number of turned-off replications. The proposed technique can be implemented by slightly modifying the MESI protocol with a new turned-off shared (TOS) coherence state. The TOS state indicates that the corresponding block is shared by other caches but turned off. Experiments on a four-processor CMP with private L2 caches show that the proposed technique reduces the energy consumption of the L2 caches and the main memory by 19.4% on average, with less than 1% performance loss over the existing cache leakage management technique.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1863
Ending Page	1877
Page Count	15
File Size	4003880
File Format	PDF
ISSN	10638210
Volume Number	21
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Program processors Power demand Coherence System-on-a-chip Protocols Energy consumption Degradation replication Cache coherence chip multiprocessors (CMPs) leakage power management private L2 caches
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Replication-aware leakage management in chip multiprocessors with private L2 caches

A leakage-aware cache sharing technique for low-power chip multi-processors (CMPs) with private L2 caches

Replication-aware leakage management in chip multiprocessors with private L2 cache

A reusability-aware cache memory sharing technique for high-performance low-power CMPs with private L2 caches

Directory-based cache coherence protocol for power-aware chip-multiprocessors

POPS: Coherence Protocol Optimization for Both Private and Shared Data

A reusability-aware cache memory sharing technique for high-performance low-power CMPs with private L2 caches

Throttling capacity sharing in private L2 caches of CMPs

A Reusability-Aware Cache Memory Sharing Technique for High-Performance Low-Power CMPs with Private L2 Caches

Exploiting Replicated Cache Blocks to Reduce L2 Cache Leakage in CMPs

Similar Documents

Replication-aware leakage management in chip multiprocessors with private L2 caches

A leakage-aware cache sharing technique for low-power chip multi-processors (CMPs) with private L2 caches

Replication-aware leakage management in chip multiprocessors with private L2 cache

A reusability-aware cache memory sharing technique for high-performance low-power CMPs with private L2 caches

Directory-based cache coherence protocol for power-aware chip-multiprocessors

POPS: Coherence Protocol Optimization for Both Private and Shared Data

A reusability-aware cache memory sharing technique for high-performance low-power CMPs with private L2 caches

Throttling capacity sharing in private L2 caches of CMPs

A Reusability-Aware Cache Memory Sharing Technique for High-Performance Low-Power CMPs with Private L2 Caches

Exploiting Replicated Cache Blocks to Reduce L2 Cache Leakage in CMPs