NDLI: New Crosstalk Avoidance Codes Based on a Novel Pattern Classification

Content Provider	IEEE Xplore Digital Library
Author	Feng Shi Xuebin Wu Zhiyuan Yan
Copyright Year	1993
Abstract	The crosstalk delay associated with global on-chip interconnects becomes more severe in deep submicrometer technology, and hence can greatly affect the overall system performance. Based on a delay model proposed by Sotiriadis , transition patterns over a bus can be classified according to their delays. Using this classification, crosstalk avoidance codes (CACs) have been proposed to alleviate the crosstalk delays by restricting the transition patterns on a bus. In this paper, we first propose a new classification of transition patterns, and then devise a new family of CACs based on this classification. In comparison to the previous classification, our classification has more classes and the delays of its classes do not overlap, both leading to more accurate control of delays. Our new family of CACs includes some previously proposed codes as well as new codes with reduced delays and improved throughput. Thus, this new family of CACs provides a wider variety of tradeoffs between bus delay and efficiency. Finally, since our analytical approach to the classification and CACs treats the technology-dependent parameters as variables, our approach can be easily adapted to a wide variety of technologies.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1892
Ending Page	1902
Page Count	11
File Size	599496
File Format	PDF
ISSN	10638210
Volume Number	21
Issue Number	10
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-10-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delay Wires Crosstalk Couplings Capacitance Closed-form solutions Approximation methods interconnects Crosstalk avoidance codes delay
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improved crosstalk avoidance codes based on a novel pattern classification

Improved Analytical Delay Models for RC-Coupled Interconnects

Selected Transition Time Adjustment for Tolerating Crosstalk Effects on Network-on-Chip Interconnects

Crosstalk modeling to predict channel delay in Network-on-Chips

Area and energy-efficient crosstalk avoidance codes for on-chip buses

Efficient CODEC Designs for Crosstalk Avoidance Codes Based on Numeral Systems

New Crosstalk Avoidance Codes Based on a Novel Pattern Classification

Fibonacci Codes for Crosstalk Avoidance

Role of Semiconducting Carbon Nanotubes in Crosstalk Reduction of CNT Interconnects

New Crosstalk Avoidance Codes Based on a Novel Pattern Classification

Similar Documents

Improved crosstalk avoidance codes based on a novel pattern classification

Improved Analytical Delay Models for RC-Coupled Interconnects

Selected Transition Time Adjustment for Tolerating Crosstalk Effects on Network-on-Chip Interconnects

Crosstalk modeling to predict channel delay in Network-on-Chips

Area and energy-efficient crosstalk avoidance codes for on-chip buses

Efficient CODEC Designs for Crosstalk Avoidance Codes Based on Numeral Systems

New Crosstalk Avoidance Codes Based on a Novel Pattern Classification

Fibonacci Codes for Crosstalk Avoidance

Role of Semiconducting Carbon Nanotubes in Crosstalk Reduction of CNT Interconnects

New Crosstalk Avoidance Codes Based on a Novel Pattern Classification