NDLI: Single-Stage and Cascade Design of High Order Multiplierless Linear Phase FIR Filters Using Genetic Algorithm

Content Provider	IEEE Xplore Digital Library
Author	Wen Bin Ye Ya Jun Yu
Copyright Year	2004
Abstract	In this work, a novel genetic algorithm (GA) is proposed for the design of multiplierless linear phase finite impulse response (FIR) filters. The filters under consideration are of high order and wide coefficient wordlength. Both the single-stage and cascade form are considered. In a practical filter design problem, when the filter specification is stringent, requiring high filter order and wide coefficient wordlength, GAs often fail to find feasible solutions, because the discrete search space thus constructed is huge and the majority of the solution candidates therein can not meet the specification. In the proposed GA, the discrete search space is partitioned into smaller ones. Each small space is constructed surrounding a base discrete coefficient set which is obtained by a proposed greedy algorithm. The partition of the search space increases the chances for the GA to find feasible solutions, but does not sacrifice the coverage of the search. The proposed GA applies to the design of single-stage filters. When a cascade form filter is designed, for each single-stage filter meeting the filter specification generated during the course of GA, an integer polynomial factorization is applied. Design examples show that the proposed GA significantly outperforms existing algorithms dealing with the similar problems in terms of design time, and the hardware cost is saved in most cases.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2987
Ending Page	2997
Page Count	11
File Size	1682618
File Format	PDF
ISSN	15498328
Volume Number	60
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Biological cells Adders Genetic algorithms Passband Algorithm design and analysis Finite impulse response filters Sociology low hardware cost Cascade form finite impulse response (FIR) genetic algorithm
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Two-Step Optimization Approach for the Design of Multiplierless Linear-Phase FIR Filters

Bit-Level Multiplierless FIR Filter Optimization Incorporating Sparse Filter Technique

Design of Discrete-Valued Linear Phase FIR Filters in Cascade Form

An Algorithm for the Design of Low-Power Hardware-Efficient FIR Filters

A New Class of Low Complexity Low-Pass Multiplierless Linear-Phase Special CIC FIR Filters

Maximally Flat CIC Compensation Filter: Design and Multiplierless Implementation

Design of Linear Phase FIR Filters in Subexpression Space Using Mixed Integer Linear Programming

CSDC: a new complexity reduction technique for multiplierless implementation of digital FIR filters

Design of Linear Phase FIR Filters With High Probability of Achieving Minimum Number of Adders

Single-Stage and Cascade Design of High Order Multiplierless Linear Phase FIR Filters Using Genetic Algorithm

Similar Documents

Two-Step Optimization Approach for the Design of Multiplierless Linear-Phase FIR Filters

Bit-Level Multiplierless FIR Filter Optimization Incorporating Sparse Filter Technique

Design of Discrete-Valued Linear Phase FIR Filters in Cascade Form

An Algorithm for the Design of Low-Power Hardware-Efficient FIR Filters

A New Class of Low Complexity Low-Pass Multiplierless Linear-Phase Special CIC FIR Filters

Maximally Flat CIC Compensation Filter: Design and Multiplierless Implementation

Design of Linear Phase FIR Filters in Subexpression Space Using Mixed Integer Linear Programming

CSDC: a new complexity reduction technique for multiplierless implementation of digital FIR filters

Design of Linear Phase FIR Filters With High Probability of Achieving Minimum Number of Adders

Single-Stage and Cascade Design of High Order Multiplierless Linear Phase FIR Filters Using Genetic Algorithm