NDLI: Radix-4 and Radix-8 Booth Encoded Multi-Modulus Multipliers

Content Provider	IEEE Xplore Digital Library
Author	Muralidharan, R. Chip-Hong Chang
Copyright Year	2004
Abstract	Novel multi-modulus designs capable of performing the desired modulo operation for more than one modulus in Residue Number System (RNS) are explored in this paper to lower the hardware overhead of residue multiplication. Two multi-modulus multipliers that reuse the hardware resources amongst the modulo 2ⁿ-1, modulo 2ⁿ and modulo 2ⁿ+1 multipliers by virtue of their analogous number theoretic properties are proposed. The former employs the radix- 2² Booth encoding algorithm and the latter employs the radix- 2³ Booth encoding algorithm. In the proposed radix- 2² and radix- 2³ Booth encoded multi-modulus multipliers, the modulo-reduced products for the moduli 2ⁿ-1, 2ⁿ and 2ⁿ+1 are computed successively. With the basis of the radix- 2² Booth encoded modulo 2ⁿ+1 and radix- 2³ Booth encoded modulo 2ⁿ-1 and modulo 2ⁿ+1 multiplier architectures, new Booth encoded modulo 2ⁿ multipliers are proposed to maximally share the hardware resources in the multi-modulus architectures. Our experimental results on {2ⁿ-1,2ⁿ,2ⁿ+1} based RNS multiplication show that the proposed radix- 2² and radix- 2³ Booth encoded multi-modulus multipliers save nearly 60% of area over the corresponding single-modulus multipliers. The proposed radix- 2² and radix- 2³ Booth encoded multi-modulus multipliers increase the delay of the corresponding single-modulus multipliers by 18% and 13%, respectively in the worst case. Compared to the single-modulus multipliers, the proposed multi-modulus multipliers incur a minor power dissipation penalty of 5%.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2940
Ending Page	2952
Page Count	13
File Size	3319968
File Format	PDF
ISSN	15498328
Volume Number	60
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	residue number system (RNS) Booth algorithm multi-modulus architectures multiplier
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Radix-8 Booth Encoded Modulo $2 ^{n} -1$ Multipliers With Adaptive Delay for High Dynamic Range Residue Number System

Radix-4 and Radix-8 32 Bit Booth Encoded Multi-Modulus Multipliers

Design and Modeling of Modulo Multipliers Using RNS

Implementation of RISC Processor Using Radix-4 & Radix-8 Booth Encoded Multi-Modulus Multipliers

A Low-Complexity High-Radix RNS Multiplier

A Low Power Radix-4 Booth Multiplier With Pre-Encoded Mechanism

DESIGN OF BOOTH ENCODED MODULO 2n-1 MULTIPLIER USING RADIX-8 WITH HIGH DYNAMIC RANGE RESIDUE NUMBER SYSTEM

Implementation of 16-bit floating point multiplier using Residue Number system

Area-Power Efficient Modulo $2^{n}-1$ and Modulo $2^{n}+1$ Multipliers for ${2^{n}-1, 2^{n}, 2^{n}+1}$ Based RNS

Radix-4 and Radix-8 Booth Encoded Multi-Modulus Multipliers

Similar Documents

Radix-8 Booth Encoded Modulo $2 ^{n} -1$ Multipliers With Adaptive Delay for High Dynamic Range Residue Number System

Radix-4 and Radix-8 32 Bit Booth Encoded Multi-Modulus Multipliers

Design and Modeling of Modulo Multipliers Using RNS

Implementation of RISC Processor Using Radix-4 & Radix-8 Booth Encoded Multi-Modulus Multipliers

A Low-Complexity High-Radix RNS Multiplier

A Low Power Radix-4 Booth Multiplier With Pre-Encoded Mechanism

DESIGN OF BOOTH ENCODED MODULO 2n-1 MULTIPLIER USING RADIX-8 WITH HIGH DYNAMIC RANGE RESIDUE NUMBER SYSTEM

Implementation of 16-bit floating point multiplier using Residue Number system

Area-Power Efficient Modulo $2^{n}-1$ and Modulo $2^{n}+1$ Multipliers for ${2^{n}-1, 2^{n}, 2^{n}+1}$ Based RNS

Radix-4 and Radix-8 Booth Encoded Multi-Modulus Multipliers