NDLI: Externally Linear Discrete-Time Systems With Application to Instantaneously Companding Digital Signal Processors

Content Provider	IEEE Xplore Digital Library
Author	Klein, A. Tsividis, Y.
Copyright Year	2004
Abstract	We present a technique for applying arbitrary invertible nonlinear functions to the internal signals of a prototype linear time-invariant digital signal processor, without causing any output disturbances. By using our proposed technique, the external input-output behavior of the DSP remains linear, and identical to that of the prototype, despite the nonlinear behavior of its internal signals. We explore the specific application of our technique to instantaneous companding, in which the introduced nonlinearities compress the dynamic range of the internal signals, so that the latter span most of the available bits in the system, thus improving the signal-to-noise-plus-distortion-ratio at the output, for low to medium input signal levels. We discuss the choice of nonlinear functions for this companding application, and we present an efficient hardware implementation for the standard 15-segment piecewise-linear approximation to the 255-μ law. We compare the performance and hardware overhead of our technique with that of other companding architectures.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2718
Ending Page	2728
Page Count	11
File Size	486663
File Format	PDF
ISSN	15498328
Volume Number	58
Issue Number	11
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-11-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Digital signal processing Table lookup Quantization Hardware Prototypes Noise Delay quantization Companding systems externally linear systems internally nonlinear systems fixed-point arithmetic
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Instantaneously Companding Digital Signal Processors

Externally Linear Time Invariant Digital Signal Processors

Analytical Fixed-Point Accuracy Evaluation in Linear Time-Invariant Systems

Internally Non-LTI Systems Based on Delays, With Application to Companding Signal Processors

Fixed-point C language for digital signal processing

Companding Digital Signal Processors

Fixed-point C compiler for TMS320C50 digital signal processor

A Block-Floating-Point Processor for Rapid Application Development

Fast Division on Fixed-Point DSP Processors Using Newton-Raphson Method

Externally Linear Discrete-Time Systems With Application to Instantaneously Companding Digital Signal Processors

Similar Documents

Instantaneously Companding Digital Signal Processors

Externally Linear Time Invariant Digital Signal Processors

Analytical Fixed-Point Accuracy Evaluation in Linear Time-Invariant Systems

Internally Non-LTI Systems Based on Delays, With Application to Companding Signal Processors

Fixed-point C language for digital signal processing

Companding Digital Signal Processors

Fixed-point C compiler for TMS320C50 digital signal processor

A Block-Floating-Point Processor for Rapid Application Development

Fast Division on Fixed-Point DSP Processors Using Newton-Raphson Method

Externally Linear Discrete-Time Systems With Application to Instantaneously Companding Digital Signal Processors