NDLI: A 90–240 MHz Hysteretic Controlled DC-DC Buck Converter With Digital Phase Locked Loop Synchronization

Content Provider	IEEE Xplore Digital Library
Author	Pengfei Li Bhatia, D. Lin Xue Bashirullah, R.
Copyright Year	1966
Abstract	This paper reports a digital phase locked loop (D-PLL) based frequency locking technique for high frequency hysteretic controlled dc-dc buck converters. The proposed converter achieves constant operating frequency over a wide output voltage range, eliminating the dependence of switching frequency on duty cycle or voltage conversion range. The D-PLL is programmable over a wide range of parameters and can be synchronized to a clock reference to ensure proper frequency lock and switching operation outside undesirable power supply resonance bands. The stability and loop dynamics of the proposed converter is analyzed using an analog equivalent PLL behavioral model which describes the dc-dc converter as a voltage-controlled oscillator (VCO). We demonstrate a 90-240 MHz single phase converter with fast hysteretic control and output conversion range of 33%-80%. The converter achieves an efficiency of 80% at 180 MHz, a load response of 40 ns for a 120 mA current step and a peak-to-peak ripple less than 25 mV. The circuit was implemented in 130 nm digital CMOS process.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	2108
Ending Page	2119
Page Count	12
File Size	3140717
File Format	PDF
ISSN	00189200
Volume Number	46
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Phase locked loops Synchronization Frequency conversion Delay Frequency control Voltage control CMOS DC-DC converter hysteretic buck constant frequency digital PLL
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 90–240MHz hysteretic controlled DC-DC buck converter with digital PLL frequency locking

A Delay-Locked Loop Synchronization Scheme for High-Frequency Multiphase Hysteretic DC-DC Converters

A Delay Locked Loop Synchronization Scheme for High Frequency Multiphase Hysteretic DC-DC Converters

A Fast-Response Pseudo-PWM Buck Converter With PLL-Based Hysteresis Control

A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

Low-Power Divider Retiming in a 3–4 GHz Fractional-N PLL

A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging

A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology

Constant frequency hysteretic PWM controlled buck converter

A 90–240 MHz Hysteretic Controlled DC-DC Buck Converter With Digital Phase Locked Loop Synchronization

Similar Documents

A 90–240MHz hysteretic controlled DC-DC buck converter with digital PLL frequency locking

A Delay-Locked Loop Synchronization Scheme for High-Frequency Multiphase Hysteretic DC-DC Converters

A Delay Locked Loop Synchronization Scheme for High Frequency Multiphase Hysteretic DC-DC Converters

A Fast-Response Pseudo-PWM Buck Converter With PLL-Based Hysteresis Control

A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

Low-Power Divider Retiming in a 3–4 GHz Fractional-N PLL

A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging

A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology

Constant frequency hysteretic PWM controlled buck converter

A 90–240 MHz Hysteretic Controlled DC-DC Buck Converter With Digital Phase Locked Loop Synchronization