NDLI: A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology

Content Provider	IEEE Xplore Digital Library
Author	Jri Lee Mingchung Liu Huaide Wang
Copyright Year	1966
Abstract	The design and experimental verification of a 75-GHz phase-locked loop (PLL) fabricated in 90-nm CMOS technology is presented. The circuit incorporates a three-quarter wavelength oscillator to achieve high-frequency operation and a novel phase-frequency detector (PFD) based on SSB mixers to suppress the reference feedthrough. The PLL demonstrates an operation range of 320 MHz and reference sidebands of less than -72 dBc while consuming 88 mW from a 1.45-V supply.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	1414
Ending Page	1426
Page Count	13
File Size	2716757
File Format	PDF
ISSN	00189200
Volume Number	43
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS technology Phase locked loops Phase frequency detector Voltage-controlled oscillators Phase detection Amplitude modulation Frequency conversion Transceivers RLC circuits Circuit topology voltage-controlled oscillator (VCO) Frequency divider phase and frequency detector (PFD) phase-locked loop (PLL) reference spurs transmission line
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 29.5 to 31.7 GHz PLL in 65 nm CMOS technology

A V-Band Phase-Locked Loop with a Novel Phase-Frequency Detector in 65 nm CMOS

A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

A 60 GHz-Standard Compatible Programmable 50 GHz Phase-Locked Loop in 90 nm CMOS

A 40-GHz phase-locked loop front-end for 60-GHz transceivers in 65nm CMOS

A 75-GHz PLL in 90-nm CMOS Technology

Design and tests of CMOS phase locked-loop

A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS

A 24-GHz divide-by-4 injection-locked frequency divider in 0.13-μm CMOS technology

A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology

Similar Documents

A 29.5 to 31.7 GHz PLL in 65 nm CMOS technology

A V-Band Phase-Locked Loop with a Novel Phase-Frequency Detector in 65 nm CMOS

A 132.6-GHz Phase-Locked Loop in 65 nm Digital CMOS

A 60 GHz-Standard Compatible Programmable 50 GHz Phase-Locked Loop in 90 nm CMOS

A 40-GHz phase-locked loop front-end for 60-GHz transceivers in 65nm CMOS

A 75-GHz PLL in 90-nm CMOS Technology

Design and tests of CMOS phase locked-loop

A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS

A 24-GHz divide-by-4 injection-locked frequency divider in 0.13-μm CMOS technology

A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology