NDLI: A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35-<formula formulatype=inline> <tex Notation=TeX>$mu$</tex></formula>m SiGe BiCMOS

Content Provider	IEEE Xplore Digital Library
Author	Ching-Yuan Yang Jun-Hong Weng Hsuan-Yu Chang
Copyright Year	1966
Abstract	A direct digital frequency synthesizer (DDFS) using an analog-sine-mapping technique is presented in a 0.35-μm SiGe BiCMOS process. We intend to apply the translinear principle to develop a triangle-to-sine converter (TSC) that can achieve outputs with low harmonic content. The TSC is introduced for the DDFS to translate phase data to sine wave. Using this analog-interpolating technique, the DDFS, with 9 bits of phase resolution and 8 bits of amplitude resolution, can achieve operation at 5-GHz clock frequency and can further reduce power consumption and die area. The spurious-free dynamic range (SFDR) of the DDFS is better than 48 dBc at low synthesized frequencies, decreasing to 45.7 dBc worst case at the Nyquist synthesized frequency for output frequency band (0-2.5 GHz). The DDFS consumes 460 mW at a 3.3-V supply and achieves a high power efficiency figure of merit (FOM) of 10.87 GHz/W. The chip occupies 1.5 × 1.4 mm².
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	2064
Ending Page	2072
Page Count	9
File Size	1845655
File Format	PDF
ISSN	00189200
Volume Number	46
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Frequency synthesizers Read only memory Harmonic analysis Clocks Frequency modulation Tuning Silicon germanium triangle-to-sine converter BiCMOS integrated circuits digital-to-analog converter direct digital frequency synthesizer translinear
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 12 GHz 1.9 W Direct Digital Synthesizer MMIC Implemented in 0.18 $mu$m SiGe BiCMOS Technology

A 9-bit Quadrature Direct Digital Synthesizer Implemented in 0.18-$mu{hbox {m}}$ SiGe BiCMOS Technology

A 6-GHz Low-Power BiCMOS SiGe:C 0.25 $mu$ m Direct Digital Synthesizer

A 1.7GHz 3V direct digital frequency synthesizer with an on-chip DAC in 0.35 /spl mu/m SiGe BiCMOS

A 5 GHz direct digital synthesizer MMIC with direct modulation and spur randomization

A low power 5 GHz direct digital synthesizer designed in SiGe technology

A 0.35/spl mu/m SiGe BiCMOS frequency synthesizer for WCDMA mobile terminals

An 11-Bit 8.6 GHz Direct Digital Synthesizer MMIC With 10-Bit Segmented Sine-Weighted DAC

Frequency synthesis from 2 to 30 GHz using a 0.35 /spl mu/m BiCMOS SiGe technology

A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35- $mu$m SiGe BiCMOS

Similar Documents

A 12 GHz 1.9 W Direct Digital Synthesizer MMIC Implemented in 0.18 $mu$m SiGe BiCMOS Technology

A 9-bit Quadrature Direct Digital Synthesizer Implemented in 0.18-$mu{hbox {m}}$ SiGe BiCMOS Technology

A 6-GHz Low-Power BiCMOS SiGe:C 0.25 $mu$ m Direct Digital Synthesizer

A 1.7GHz 3V direct digital frequency synthesizer with an on-chip DAC in 0.35 /spl mu/m SiGe BiCMOS

A 5 GHz direct digital synthesizer MMIC with direct modulation and spur randomization

A low power 5 GHz direct digital synthesizer designed in SiGe technology

A 0.35/spl mu/m SiGe BiCMOS frequency synthesizer for WCDMA mobile terminals

An 11-Bit 8.6 GHz Direct Digital Synthesizer MMIC With 10-Bit Segmented Sine-Weighted DAC

Frequency synthesis from 2 to 30 GHz using a 0.35 /spl mu/m BiCMOS SiGe technology

A 5-GHz Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique in 0.35- $mu$m SiGe BiCMOS