NDLI: A Min–Max Optimization Framework for Designing <formula formulatype=inline><tex Notation=TeX>$SigmaDelta$</tex></formula> Learners: Theory and Hardware

Content Provider	IEEE Xplore Digital Library
Author	Gore, A. Chakrabartty, S.
Copyright Year	2004
Abstract	In this paper, we present a framework for constructing ΣΔ learning algorithms and hardware that can identify and track low-dimensional manifolds embedded in a high-dimensional analog signal space. At the core of the proposed approach is a min-max stochastic optimization of a regularized cost function that combines machine learning with ΣΔ modulation. As a result, the algorithm not only produces a quantized sequence of the transformed analog signals but also a quantized representation of the transform itself. The framework is generic and can be extended to higher order ΣΔ modulators and for different signal transformations. In this paper, the ΣΔ learning is demonstrated for identifying linear compression manifolds, which can eliminate redundant AD conversion (ADC) paths. This improves the energy efficiency of the proposed architecture compared to a conventional multichannel data acquisition system. Measured results from a four channel prototype fabricated in a 0.5 μm CMOS process has been used to verify the energy efficiency of the ΣΔ learner and to demonstrate its real-time adaptation capabilities that are consistent with the theoretical and simulated results. One of the salient features of ΣΔ learning is its self-calibration property, whereby the performance remains unchanged even in the presence of computational artifacts (mismatch and nonlinearities). This property makes the proposed architecture ideal for implementing practical high-dimensional AD converters.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	604
Ending Page	617
Page Count	14
File Size	1501224
File Format	PDF
ISSN	15498328
Volume Number	57
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-03-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Design optimization Delta-sigma modulation Machine learning algorithms Energy efficiency Hardware Manifolds Signal processing Stochastic processes Cost function Machine learning multichannel ADC Manifold learning high-dimensional signal processing $\Sigma\Delta$ conversion signal decorrelation analog-to-digital conversion (ADC)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Far-Field Acoustic Source Localization and Bearing Estimation Using $SigmaDelta$ Learners

A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital Conversion

Mismatch Insensitive Double-Sampling Quadrature Bandpass $SigmaDelta$ Modulation

A 2.5-V 14-bit, 180-mW Cascaded $SigmaDelta$ ADC for ADSL2+ Application

Resolution Enhancement in $SigmaDelta$ Learners for Superresolution Source Separation

A Rigorous Approach to the Robust Design of Continuous-Time $SigmaDelta$ Modulators

Detection and Removal of Limit Cycles in Sigma Delta Modulators

$SigmaDelta$ADC-Based Frequency-Error Measurement in Single-Carrier Digital Modulations

New multirate bandpass sigma-delta modulators

A Min–Max Optimization Framework for Designing $SigmaDelta$ Learners: Theory and Hardware

Similar Documents

Far-Field Acoustic Source Localization and Bearing Estimation Using $SigmaDelta$ Learners

A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital Conversion

Mismatch Insensitive Double-Sampling Quadrature Bandpass $SigmaDelta$ Modulation

A 2.5-V 14-bit, 180-mW Cascaded $SigmaDelta$ ADC for ADSL2+ Application

Resolution Enhancement in $SigmaDelta$ Learners for Superresolution Source Separation

A Rigorous Approach to the Robust Design of Continuous-Time $SigmaDelta$ Modulators

Detection and Removal of Limit Cycles in Sigma Delta Modulators

$SigmaDelta$ADC-Based Frequency-Error Measurement in Single-Carrier Digital Modulations

New multirate bandpass sigma-delta modulators

A Min–Max Optimization Framework for Designing $SigmaDelta$ Learners: Theory and Hardware