NDLI: A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital Conversion

Content Provider	IEEE Xplore Digital Library
Author	Daniels, J. Dehaene, W. Steyaert, M.S.J. Wiesbauer, A.
Copyright Year	2004
Abstract	An analog-to-digital conversion (ADC) scheme based on asynchronous ΔΣ modulation and time-to-digital conversion is presented. An asynchronous ΔΣ modulator translates the analog input to an asynchronous duty-cycle modulated signal. Next, the edge locations are digitally measured using a time-to-digital converter (TDC). This information is then digitally processed into a conventional digital signal. The performance of this novel ADC scheme is theoretically analyzed and verified with simulations. With the proposed digital demodulation algorithm, 11-bit resolution can be obtained with an overcycling ratio (OCR) of only four, which is suitable for high bandwidth applications such as very high bit-rate digital subscriber line (VDSL). When a higher OCR can be tolerated, a gated ring-oscillator (GRO) TDC with an inherent first-order noise shaping property is suggested in combination with a digital continuous-time moving-average (CTMA) filter. This allows for resolutions in excess of 13 bits, which is suitable for ADSL2+. The proposed technique shifts the complexity toward the digital domain, leading to more compact ADC and reduced power consumption, and is, therefore, particularly suited for ADC in ultralow-voltage nanometer technologies that are used for high-speed data communication applications.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2404
Ending Page	2412
Page Count	9
File Size	678978
File Format	PDF
ISSN	15498328
Volume Number	57
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delta-sigma modulation Delta modulation Optical character recognition software Analog-digital conversion Signal processing Performance analysis Analytical models Demodulation Signal resolution Bandwidth time-to-digital conversion Analog-to-digital conversion (ADC) asynchronous delta-sigma modulation (ADSM) continuous-time moving-average (CTMA) filter demodulation gated ring-oscillator (GRO)
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Time-Domain High-Order MASH $DeltaSigma$ ADC Using Voltage-Controlled Gated-Ring Oscillator

A 12-Bit, 10-MHz Bandwidth, Continuous-Time $SigmaDelta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer

A 20-mW 640-MHz CMOS Continuous-Time $SigmaDelta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB

A Design-Optimized Continuous-Time Delta–Sigma ADC for WLAN Applications

A Mostly-Digital Variable-Rate Continuous-Time Delta-Sigma Modulator ADC

A Power-Efficient Continuous-Time Incremental Sigma-Delta ADC for Neural Recording Systems

A 1.2-MHz 10-bit Continuous-Time Sigma–Delta ADC Using a Time Encoding Quantizer

A 77-dB Dynamic Range, 7.5-MHz Hybrid Continuous-Time/Discrete-Time Cascaded $Sigma Delta$ Modulator

A Scaling-Friendly Low-Power Small-Area $DeltaSigma$ ADC With VCO-Based Integrator and Intrinsic Mismatch Shaping Capability

A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital Conversion

Similar Documents

A Time-Domain High-Order MASH $DeltaSigma$ ADC Using Voltage-Controlled Gated-Ring Oscillator

A 12-Bit, 10-MHz Bandwidth, Continuous-Time $SigmaDelta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer

A 20-mW 640-MHz CMOS Continuous-Time $SigmaDelta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB

A Design-Optimized Continuous-Time Delta–Sigma ADC for WLAN Applications

A Mostly-Digital Variable-Rate Continuous-Time Delta-Sigma Modulator ADC

A Power-Efficient Continuous-Time Incremental Sigma-Delta ADC for Neural Recording Systems

A 1.2-MHz 10-bit Continuous-Time Sigma–Delta ADC Using a Time Encoding Quantizer

A 77-dB Dynamic Range, 7.5-MHz Hybrid Continuous-Time/Discrete-Time Cascaded $Sigma Delta$ Modulator

A Scaling-Friendly Low-Power Small-Area $DeltaSigma$ ADC With VCO-Based Integrator and Intrinsic Mismatch Shaping Capability

A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital Conversion