NDLI: Partially Cylindrical Fin Field-Effect Transistor: A Novel Device for Nanoscale Applications

Content Provider	IEEE Xplore Digital Library
Author	Mehrad, M. Orouji, A.A.
Copyright Year	2001
Abstract	In this paper, we have proposed a new partially cylindrical fin field-effect transistor (PC-FinFET), where the upper region of fins has partially cylindrical shape and the lower region of fins, as conventional FinFETs (C-FinFETs), is cubic. The PC-FinFET devices are shown to have better series resistance, hot electron, and subthreshold slope characteristics. Moreover, our simulation result demonstrates an improved output characteristic of the proposed structure due to reduction of self-heating effect. Due to the cylindrical structure of the upper fin region and deleting corner effects in the region, the heat can flow easily, and device temperature decreases. Furthermore, our simulation with 3-D and two-carrier device simulator shows that short-channel effects are controlled better in PC-FinFET than in C-FinFET, which can affect on the performance of the nanoscale devices.
Sponsorship	IEEE Electron Devices Society IEEE Reliability Society
Starting Page	271
Ending Page	275
Page Count	5
File Size	376683
File Format	PDF
ISSN	15304388
Volume Number	10
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	FETs Nanoscale devices FinFETs Electrons Temperature Degradation Circuit simulation Shape Hot carrier effects MOSFETs 2-D simulation Drain-induced barrier lowering (DIBL) FinFET hot-carrier effect self-heating effect series resistance
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Safety, Risk, Reliability and Quality Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DICE: A Beneficial Short-Channel Effect in Nanoscale Double-Gate MOSFETs

Performance and Device Design Based on Geometry and Process Considerations for 14/16-nm Strained FinFETs

Leakage–Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology

An Analytical Surface Potential Modeling of Fully-Depleted Symmetrical Double-Gate (DG) Strained-Si MOSFETs Including the Effect of Interface Charges

Impact of High-$k$ Gate Dielectrics on the Device and Circuit Performance of Nanoscale FinFETs

Hot-carrier effects in P-channel modified Schottky-barrier FinFETs

Effect of Interface Traps and Oxide Charge on Drain Current Degradation in Tunneling Field-Effect Transistors

Investigation of Self-Heating Effect on Hot Carrier Degradation in Multiple-Fin SOI FinFETs

An Analytical Threshold Voltage Model for Triple-Material Cylindrical Gate-All-Around (TM-CGAA) MOSFETs

Partially Cylindrical Fin Field-Effect Transistor: A Novel Device for Nanoscale Applications

Similar Documents

DICE: A Beneficial Short-Channel Effect in Nanoscale Double-Gate MOSFETs

Performance and Device Design Based on Geometry and Process Considerations for 14/16-nm Strained FinFETs

Leakage–Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology

An Analytical Surface Potential Modeling of Fully-Depleted Symmetrical Double-Gate (DG) Strained-Si MOSFETs Including the Effect of Interface Charges

Impact of High-$k$ Gate Dielectrics on the Device and Circuit Performance of Nanoscale FinFETs

Hot-carrier effects in P-channel modified Schottky-barrier FinFETs

Effect of Interface Traps and Oxide Charge on Drain Current Degradation in Tunneling Field-Effect Transistors

Investigation of Self-Heating Effect on Hot Carrier Degradation in Multiple-Fin SOI FinFETs

An Analytical Threshold Voltage Model for Triple-Material Cylindrical Gate-All-Around (TM-CGAA) MOSFETs

Partially Cylindrical Fin Field-Effect Transistor: A Novel Device for Nanoscale Applications