NDLI: Bit plane matching based variable block size motion estimation method and its hardware architecture

Content Provider	IEEE Xplore Digital Library
Author	Çelebi, A. Hyuk-Jae Lee Ertürk, S.
Copyright Year	1975
Abstract	Variable Block Size Motion Estimation (VBSME) is one of the most important features of state-of-theart video encoders. In the H.264/AVC encoder, the computational complexity of integer motion estimation is about 75%. Therefore, reducing this complexity is one of the key points to provide low power video encoding. In this paper, a reconfigurable bit plane matching based VBSME method and a runtime reconfigurable hardware architecture are proposed to allow low-power consumer electronic devices to make a trade-off between power requirements and motion estimation (ME) accuracy. The proposed ME method is the only low complexity ME algorithm proposed in the literature so far that can provide compatible ME accuracy for lower block sizes compared to the sum of absolute difference (SAD) criterion. A new data path for the computation of the matching criterion in the proposed hardware architecture which has a fully arithmetic structure is proposed to improve the previously utilized LUT based architectures by having a fully arithmetic structure.
Sponsorship	IEEE Consumer Electronics Society
File Size	476456
File Format	PDF
ISSN	00983063
Volume Number	56
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computer architecture Hardware Complexity theory Pixel Accuracy PSNR Artificial neural networks Bit plane matching, gray coding, variable block size motion estimation, reconfigurable hardware architecture
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Media Technology

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Truncated graycoded bit-plane matching based motion estimation and its hardware architecture

Enhanced two-bit transform based motion estimation via extension of matching criterion

Weighted constrained one-bit transform based fast block motion estimation

EFFICIENT HARDWARE ARCHITECTURE FOR SELECTIVE GRAY CODED BIT PLANE BASED LOW COMPLEXITY MOTION ESTIMATION

EFFICIENT HARDWARE ARCHITECTURE FOR SELECTIVE GRAY CODED BIT PLANE BASED LOW COMPLEXITY MOTION ESTIMATION

Constrained one-bit transform based fast block motion estimation using adaptive search range

Low complexity weighted two-bit transforms based multiple candidate motion estimation

An all binary sub-pixel motion estimation approach and its hardware architecture

Low Power Motion Estimation Algorithms and Architectures for Efficient Video Compression

Bit plane matching based variable block size motion estimation method and its hardware architecture

Similar Documents

Truncated graycoded bit-plane matching based motion estimation and its hardware architecture

Enhanced two-bit transform based motion estimation via extension of matching criterion

Weighted constrained one-bit transform based fast block motion estimation

EFFICIENT HARDWARE ARCHITECTURE FOR SELECTIVE GRAY CODED BIT PLANE BASED LOW COMPLEXITY MOTION ESTIMATION

EFFICIENT HARDWARE ARCHITECTURE FOR SELECTIVE GRAY CODED BIT PLANE BASED LOW COMPLEXITY MOTION ESTIMATION

Constrained one-bit transform based fast block motion estimation using adaptive search range

Low complexity weighted two-bit transforms based multiple candidate motion estimation

An all binary sub-pixel motion estimation approach and its hardware architecture

Low Power Motion Estimation Algorithms and Architectures for Efficient Video Compression

Bit plane matching based variable block size motion estimation method and its hardware architecture