NDLI: Nanowire Crossbar Logic and Standard Cell-Based Integration

Content Provider	IEEE Xplore Digital Library
Author	Mian Dong Lin Zhong
Copyright Year	1993
Abstract	Nanowire crossbar is one of the most promising circuit solutions for nanoelectronics. However, it is still unclear whether or how they can be competitive in implementing logic circuits, as compared to their MOSFET counterparts. We analyze nanowire crossbars in area, speed, and power, in comparison with their MOSFET counterparts. We show nanowire crossbars do not scale well in terms of logic density and speed. To achieve performance close to their MOSFET counterparts, crossbar circuits need faster field-effect transistors (FETs) to compensate the high resistance of nanowires. Motivated by the analysis and comparative study, we propose a crossbar cells design based on judicious use of silicon nanowires. The crossbar cell is compatible with the conventional MOSFET fabrication and design methodologies, in particular, standard cell-based integrated circuit design. We evaluate logic circuits synthesized with crossbar cells and MOSFET cells based on the MCNC91 benchmark. The results show that crossbar cells can provide a density advantage of more than four times over the traditional MOSFET circuits with the same process technology, while achieving close performance and consuming less than one third power.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	997
Ending Page	1007
Page Count	11
File Size	1160418
File Format	PDF
ISSN	10638210
Volume Number	17
Issue Number	8
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	MOSFET circuits Logic circuits FETs Integrated circuit synthesis Nanoelectronics Power MOSFET Silicon Fabrication Design methodology Integrated circuit technology VLSI Crossbar logic synthesis nanotechnology nanowire
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I—Device–Circuit Interaction and Evaluation at Device Level

MOSFET technology for low-voltage/low-power applications

1 /spl mu/m MOSFET VLSI technology. III. Logic circuit design methodology and applications

Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs

2.5-dimensional VLSI system integration

Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits

A minimum total power methodology for projecting limits on CMOS GSI

Interpretation of rent's rule for ultralarge-scale integrated circuit designs, with an application to wirelength distribution models

Tight integration of timing-driven synthesis and placement of parallel multiplier circuits

Nanowire Crossbar Logic and Standard Cell-Based Integration

Similar Documents

Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I—Device–Circuit Interaction and Evaluation at Device Level

MOSFET technology for low-voltage/low-power applications

1 /spl mu/m MOSFET VLSI technology. III. Logic circuit design methodology and applications

Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs

2.5-dimensional VLSI system integration

Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits

A minimum total power methodology for projecting limits on CMOS GSI

Interpretation of rent's rule for ultralarge-scale integrated circuit designs, with an application to wirelength distribution models

Tight integration of timing-driven synthesis and placement of parallel multiplier circuits

Nanowire Crossbar Logic and Standard Cell-Based Integration