NDLI: Low Power and High Speed Multi Threshold Voltage Interface Circuits

Content Provider	IEEE Xplore Digital Library
Author	Tawfik, S.A. Kursun, V.
Copyright Year	1993
Abstract	Employing multiple supply voltages (multi- V_DD) is an effective technique for reducing the power consumption without sacrificing speed in an integrated circuit (IC). In order to transfer signals among the circuits operating at different voltage levels specialized voltage interface circuits are required. Two novel multi-threshold voltage (multi-V_th) level converters are proposed in this paper. The new multi-V_th level converters are compared with the previously published circuits for operation at different supply voltages. When the circuits are individually optimized for minimum power consumption, the proposed level converters offer significant power savings of up to 70% as compared to the previously published circuits. Alternatively, when the circuits are individually optimized for minimum propagation delay, the speed is enhanced by up to 78% with the proposed voltage interface circuits in a 0.18- mum TSMC CMOS technology.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	638
Ending Page	645
Page Count	8
File Size	514549
File Format	PDF
ISSN	10638210
Volume Number	17
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Threshold voltage Energy consumption CMOS technology Propagation delay Integrated circuit technology Degradation Dynamic voltage scaling Clocks Frequency Power dissipation voltage level converters High-performance multiple supply voltages multiple threshold voltages parameter variations power efficiency
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits

Multiple Threshold Voltage Design Scheme for CMOS Tapered Buffers

Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages

Low-power clock-deskew buffer for high-speed digital circuits

1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS

Data Memory Subsystem Resilient to Process Variations

A shared-well dual-supply-voltage 64-bit ALU

BiCMOS nonthreshold logic for high-speed low-power applications

Dual Supply Voltages and Dual Clock Frequencies for Lower Clock Power and Suppressed Temperature-Gradient-Induced Clock Skew

Low Power and High Speed Multi Threshold Voltage Interface Circuits

Similar Documents

Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits

Multiple Threshold Voltage Design Scheme for CMOS Tapered Buffers

Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages

Low-power clock-deskew buffer for high-speed digital circuits

1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS

Data Memory Subsystem Resilient to Process Variations

A shared-well dual-supply-voltage 64-bit ALU

BiCMOS nonthreshold logic for high-speed low-power applications

Dual Supply Voltages and Dual Clock Frequencies for Lower Clock Power and Suppressed Temperature-Gradient-Induced Clock Skew

Low Power and High Speed Multi Threshold Voltage Interface Circuits