NDLI: Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages

Content Provider	IEEE Xplore Digital Library
Author	Diril, A.U. Dhillon, Y.S. Chatterjee, A. Singh, A.D.
Copyright Year	1993
Abstract	Usage of dual supply voltages in a digital circuit is an effective way of reducing the dynamic power consumption due to the quadratic relation of supply voltage to dynamic power consumption. But the need for level shifters when a low voltage gate drives a high voltage gate has been a limiting factor preventing widespread usage of dual supply voltages in digital circuit design. The overhead of level shifters forces designers to increase the granularity of dual voltage assignment, reducing the maximum obtainable savings. We propose a method of incorporating voltage level conversion into regular CMOS gates by using a second threshold voltage. Proposed level shifter design makes it possible to apply dual supply voltages at gate level granularity with much less overhead compared to traditional level shifters. We modify the threshold voltage of the high voltage gates that are driven by low voltage gates in order to obtain the level shifting operation together with the logic operation. Using our method, we obtained an average of 20% energy savings for ISCAS'85 benchmark circuits designed using 180-nm technology and 17% when 70-nm technology is used.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1103
Ending Page	1107
Page Count	5
File Size	205751
File Format	PDF
ISSN	10638210
Volume Number	13
Issue Number	9
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Threshold voltage Power supplies Low voltage Energy consumption Delay DH-HEMTs Digital circuits CMOS digital integrated circuits CMOS logic circuits Logic design low-power design CMOS critical-path low voltage
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-power CMOS with subvolt supply voltages

Low-Power Level Shifter for Multi-Supply Voltage Designs

Variable Input Delay CMOS Logic for Low Power Design

Design Trade-offs in Ultra-Low-Power Digital Nanoscale CMOS

Low Power and High Speed Multi Threshold Voltage Interface Circuits

Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits

Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits

On gate level power optimization using dual-supply voltages

The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits

Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages

Similar Documents

Low-power CMOS with subvolt supply voltages

Low-Power Level Shifter for Multi-Supply Voltage Designs

Variable Input Delay CMOS Logic for Low Power Design

Design Trade-offs in Ultra-Low-Power Digital Nanoscale CMOS

Low Power and High Speed Multi Threshold Voltage Interface Circuits

Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits

Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits

On gate level power optimization using dual-supply voltages

The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits

Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages