NDLI: Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture

Content Provider	IEEE Xplore Digital Library
Author	Yoonjin Kim Mahapatra, R.N. Ilhyun Park Kiyoung Choi
Copyright Year	1993
Abstract	Coarse-grained reconfigurable architectures (CGRAs) require many processing elements (PEs) and a configuration memory unit (configuration cache) for reconfiguration of its PE array. Although this structure is meant for high performance and flexibility, it consumes significant power. Specially, power consumption by configuration cache is explicit overhead compared to other types of intellectual property (IP) cores. Reducing power is very crucial for CGRA to be more competitive and reliable processing core in embedded systems. In this paper, we propose a reusable context pipelining (RCP) architecture to reduce power-overhead caused by reconfiguration. It shows that the power reduction can be achieved by using the characteristics of loop pipelining, which is a multiple instruction stream, multiple data stream (MIMD)-style execution model. RCP efficiently reduces power consumption in configuration cache without performance degradation. Experimental results show that the proposed approach saves much power even with reduced configuration cache size. Power reduction ratio in the configuration cache and the entire architecture are up to 86.33% and 37.19%, respectively, compared to the base architecture.
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	593
Ending Page	603
Page Count	11
File Size	2142032
File Format	PDF
ISSN	10638210
Volume Number	17
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-05-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Reconfigurable architectures Energy consumption Pipeline processing Application software Application specific integrated circuits Power system reliability Embedded system Hardware Computer science Intellectual property low power Coarse-grained reconfigurable architecture configuration cache embedded system loop pipelining
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Reusable context pipelining for low power coarse-grained reconfigurable architecture

Power-Conscious Configuration Cache Structure and Code Mapping for Coarse-Grained Reconfigurable Architecture

Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture

Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture

Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture

Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures

Inter-coarse-grained reconfigurable architecture reconfiguration technique for efficient pipelining of kernel-stream on coarse-grained reconfigurable architecture-based multi-core architecture

Dynamically Compressible Context Architecture for Low Power Coarse-Grained Reconfigurable Array

Dynamic context management for low power coarse-grained reconfigurable architecture

Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture

Similar Documents

Reusable context pipelining for low power coarse-grained reconfigurable architecture

Power-Conscious Configuration Cache Structure and Code Mapping for Coarse-Grained Reconfigurable Architecture

Dynamic Context Compression for Low-Power Coarse-Grained Reconfigurable Architecture

Power-conscious configuration cache structure and code mapping for coarse-grained reconfigurable architecture

Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture

Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures

Inter-coarse-grained reconfigurable architecture reconfiguration technique for efficient pipelining of kernel-stream on coarse-grained reconfigurable architecture-based multi-core architecture

Dynamically Compressible Context Architecture for Low Power Coarse-Grained Reconfigurable Array

Dynamic context management for low power coarse-grained reconfigurable architecture

Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture