NDLI: Numerical Design Optimization Methodology for Wideband and Multi-Band Inductively Degenerated Cascode CMOS Low Noise Amplifiers

Content Provider	IEEE Xplore Digital Library
Author	Nieuwoudt, A. Ragheb, T. Nejati, H. Massoud, Y.
Copyright Year	2004
Abstract	In this paper, we develop a systematic design optimization methodology for inductively degenerated cascode CMOS low noise amplifiers (LNA) in fully integrated wideband and multi-band wireless systems. Leveraging an accurate analytical circuit model, we combine global and local numerical optimization techniques in a hierarchical manner to simultaneously determine the fixed and switchable passive component and device parameters in the LNA circuit necessary to meet user-specified performance requirements. To demonstrate the effectiveness of proposed design optimization methodology, we utilize the method to create 3 wideband and 3 multi-band LNA designs that meet a wide-range of impedance matching, noise figure, gain, power dissipation, and linearity requirements. The proposed method provides circuit designers with a fast and effective means for the rapid prototyping and design space exploration of wideband and multi-band inductively degenerated cascode CMOS LNAs.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	1088
Ending Page	1101
Page Count	14
File Size	1388461
File Format	PDF
ISSN	15498328
Volume Number	56
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Design optimization Broadband amplifiers Low-noise amplifiers Wideband Circuit analysis Performance analysis Semiconductor device modeling Analytical models Switching circuits Impedance matching circuit optimization Low noise amplifier (LNA) wideband wireless circuits reconfigurable wireless circuits
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A switchable CMOS LNA using capacitor switching

Wide-band CMOS cascode low-noise amplifier design based on source degeneration topology

New Input Matching Technique for Cascode LNA in 90 nm CMOS for Millimeter Wave Applications

A 1.8/2.4-ghz dualband cmos low noise amplifier using miller capacitance tuning

Process Variations and Noise Analysis on a Miller Capacitance Tuned 1.8_2.4-GHz Dual-Band Low Noise Amplifier

Fully integrated 2-GHz LNA with on-chip matching for multi-standard mobile receiver using 0.18 μm CMOS technology

A Multi-band 900MHz/1.8GHz/5.2GHz LNA for Reconfigurable Radio

A wideband CMOS LNA with varactor tuned input matching for WLAN/WiMAX applications

Dual-band LNA for 2.4/5.2GHz applications

Numerical Design Optimization Methodology for Wideband and Multi-Band Inductively Degenerated Cascode CMOS Low Noise Amplifiers

Similar Documents

A switchable CMOS LNA using capacitor switching

Wide-band CMOS cascode low-noise amplifier design based on source degeneration topology

New Input Matching Technique for Cascode LNA in 90 nm CMOS for Millimeter Wave Applications

A 1.8/2.4-ghz dualband cmos low noise amplifier using miller capacitance tuning

Process Variations and Noise Analysis on a Miller Capacitance Tuned 1.8_2.4-GHz Dual-Band Low Noise Amplifier

Fully integrated 2-GHz LNA with on-chip matching for multi-standard mobile receiver using 0.18 μm CMOS technology

A Multi-band 900MHz/1.8GHz/5.2GHz LNA for Reconfigurable Radio

A wideband CMOS LNA with varactor tuned input matching for WLAN/WiMAX applications

Dual-band LNA for 2.4/5.2GHz applications

Numerical Design Optimization Methodology for Wideband and Multi-Band Inductively Degenerated Cascode CMOS Low Noise Amplifiers