NDLI: Low-Power High-Efficiency Class D Audio Power Amplifiers

Content Provider	IEEE Xplore Digital Library
Author	Rojas-Gonzalez, M.A. Sanchez-Sinencio, E.
Copyright Year	1966
Abstract	The architecture, design, and implementation of two clock-free analog class D audio power amplifiers using 0.5 ¿m CMOS standard technology are introduced. The amplifiers are designed to consume significantly less power than former implementations. Both designs operate with a 2.7 V single voltage supply and deliver a maximum output power of 250 mW into an 8 ¿ speaker. The two class-D amplifiers are based on a hysteretic sliding mode controller, which avoids the complex task of generating the highly linear triangle carrier signal used in conventional architectures. The first design generates a two-level modulated signal, known as binary modulated amplifier (BMA); the second topology implements a three-level modulated signal, also called ternary modulated amplifier (TMA). The architectures and implementations are simple and compact, providing very low quiescent power consumption. Experimental results of the BMA/TMA yield an efficiency of 89/90% and a total harmonic distortion plus noise (THD+N) of 0.02/0.03%, respectively. The efficiency and linearity is comparable to state-of-the-art amplifiers but the static power consumption is less than one tenth of previous proposed architectures. Both class D amplifiers achieve a power supply rejection ratio greater than 75 dB at 217 Hz, and a signal-to-noise ratio (SNR) higher than 90 dB within the whole audio band. Each amplifier occupies less than 1.5 mm².
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	3272
Ending Page	3284
Page Count	13
File Size	2714550
File Format	PDF
ISSN	00189200
Volume Number	44
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	High power amplifiers Power amplifiers CMOS technology Signal generators Energy consumption Clocks Voltage Power generation Hysteresis Sliding mode control switching amplifier Active-RC audio amplifier class D amplifier efficiency linearity nonlinear control power amplifier sliding mode control
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Class-G Headphone Amplifier in 65 nm CMOS Technology

A Low-Power High-PSRR Clock-Free Current-Controlled Class-D Audio Amplifier

Design of a Class D Audio Amplifier IC Using Sliding Mode Control and Negative Feedback

A CMOS Class-E Power Amplifier With Voltage Stress Relief and Enhanced Efficiency

Analysis of the class AD audio amplifier including hysteresis effects

A High-Performance Fast Switching Charge Dump Assisted Class-$K^{ast}$ Audio Amplifier

Carrier Distortion in Hysteretic Self-Oscillating Class-D Audio Power Amplifiers: Analysis and Optimization

Analysis and Design of Class DE Amplifier With Nonlinear Shunt Capacitances

Closed-Loop Class-D Amplifier With Nonlinear Loop Integrators

Low-Power High-Efficiency Class D Audio Power Amplifiers

Similar Documents

A Class-G Headphone Amplifier in 65 nm CMOS Technology

A Low-Power High-PSRR Clock-Free Current-Controlled Class-D Audio Amplifier

Design of a Class D Audio Amplifier IC Using Sliding Mode Control and Negative Feedback

A CMOS Class-E Power Amplifier With Voltage Stress Relief and Enhanced Efficiency

Analysis of the class AD audio amplifier including hysteresis effects

A High-Performance Fast Switching Charge Dump Assisted Class-$K^{ast}$ Audio Amplifier

Carrier Distortion in Hysteretic Self-Oscillating Class-D Audio Power Amplifiers: Analysis and Optimization

Analysis and Design of Class DE Amplifier With Nonlinear Shunt Capacitances

Closed-Loop Class-D Amplifier With Nonlinear Loop Integrators

Low-Power High-Efficiency Class D Audio Power Amplifiers