NDLI: Hierarchical use of heterogeneous flash memories for high performance and durability

Content Provider	IEEE Xplore Digital Library
Author	Sanghyuk Jung Yong Song
Copyright Year	1975
Abstract	The use of NAND flash memory for building permanent storage has been increasing in many embedded systems due to idiosyncrasies such as non-volatility and low energy consumption. The persistent requirements for high storage capacity have given rise to the increase of bit density per cell as in multi-level cells but this has come at the expense of performance and has resulted in degradation of durability. In this paper, we introduce a complementary approach to boost the performance and durability of MLC-based storage systems by employing a non-volatile buffer that temporarily holds the data heading to MLCs. We also propose algorithms to efficiently eliminate unnecessary write and erase operations in MLCs by performing a pre-merge in the buffer. Our experiments show that the proposed approach can decrease average response time by up to 4 times and increase durability by 4 times by adding only a small hardware cost.
Sponsorship	IEEE Consumer Electronics Society
File Size	594472
File Format	PDF
ISSN	00983063
Volume Number	55
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Flash memory Buffer storage Energy storage Embedded system Energy consumption Degradation Nonvolatile memory Delay Hardware Costs hybrid SSD NAND flash memory flash translation layer embedded storage
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Media Technology

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

CCF-LRU: a new buffer replacement algorithm for flash memory

An efficient use of PRAM for an enhancement in the performance and durability of NAND storage systems

Cost, Capacity, and Performance Analyses for Hybrid SCM/NAND Flash SSD

Clustered page-level mapping for flash memory-based storage devices

Resource-aware sector translation layer for resource-sensitive nand flash-based storage systems

LBA Scrambler: A NAND Flash Aware Data Management Scheme for High-Performance Solid-State Drives

A technique to improve garbage collection performance for NAND flash-based storage systems

Energy-aware buffer management scheme for NAND and flash-based consumer electronics

ROSE: A Novel Flash Translation Layer for NAND Flash Memory Based on Hybrid Address Translation

Hierarchical use of heterogeneous flash memories for high performance and durability

Similar Documents

CCF-LRU: a new buffer replacement algorithm for flash memory

An efficient use of PRAM for an enhancement in the performance and durability of NAND storage systems

Cost, Capacity, and Performance Analyses for Hybrid SCM/NAND Flash SSD

Clustered page-level mapping for flash memory-based storage devices

Resource-aware sector translation layer for resource-sensitive nand flash-based storage systems

LBA Scrambler: A NAND Flash Aware Data Management Scheme for High-Performance Solid-State Drives

A technique to improve garbage collection performance for NAND flash-based storage systems

Energy-aware buffer management scheme for NAND and flash-based consumer electronics

ROSE: A Novel Flash Translation Layer for NAND Flash Memory Based on Hybrid Address Translation

Hierarchical use of heterogeneous flash memories for high performance and durability