NDLI: Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding

Content Provider	IEEE Xplore Digital Library
Author	Vasudevan, D.P. Lala, P.K. Parkerson, J.P.
Copyright Year	2004
Abstract	Carry-select adders are one of the faster types of adders. This paper proposes a scheme that encodes the sum bits using two-rail codes; the encoded sum bits are then checked by self-checking checkers. The multiplexers used in the adder are also totally self-checking. The scheme is illustrated with the implementation of a 2-bit carry select adder that can detect all single stuck-at faults on-line; the detection of double faults is not guaranteed. Adders of arbitrary size can be constructed by cascading the appropriate number of such 2-bit adders. A range of adders from 4 to 128 bits is designed using this approach employing a 0.5-mum CMOS technology. The transistor overhead in implementing these self-checking adders varies from 19.51% to 20.94%, and the area overhead varies from 16.07% to 20.67% compared to adders without built-in self-checking capability.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2696
Ending Page	2705
Page Count	10
File Size	2308380
File Format	PDF
ISSN	15498328
Volume Number	54
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Encoding Adders Fault detection Circuit faults Multiplexing Electrical fault detection CMOS technology Very large scale integration Arithmetic Delay two-rail code On-line fault detection self-checking checker transient faults on-line fault detection
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Comments on “Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding” [Dec 07 2696-2705]

A Power-Delay Efficient Hybrid Carry-Lookahead/Carry-Select Based Redundant Binary to Two's Complement Converter

A totally self-checking checker for Borden's code

A MOS implementation of totally self-checking checker for the 1-out-of-3 code

Carry checking/parity prediction adders and ALUs

Totally self-checking checker designs for Bose-Lin, Bose, and Blaum codes

A general technique for designing totally self-checking checker for 1-out-of-N code with minimum gate delay

A totally self-checking checker for a parallel unordered coding scheme

On-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits

Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding

Similar Documents

Comments on “Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding” [Dec 07 2696-2705]

A Power-Delay Efficient Hybrid Carry-Lookahead/Carry-Select Based Redundant Binary to Two's Complement Converter

A totally self-checking checker for Borden's code

A MOS implementation of totally self-checking checker for the 1-out-of-3 code

Carry checking/parity prediction adders and ALUs

Totally self-checking checker designs for Bose-Lin, Bose, and Blaum codes

A general technique for designing totally self-checking checker for 1-out-of-N code with minimum gate delay

A totally self-checking checker for a parallel unordered coding scheme

On-line detection of bridging and delay faults in functional blocks of CMOS self-checking circuits

Self-Checking Carry-Select Adder Design Based on Two-Rail Encoding