NDLI: Design of a Tunable Differential Ring Oscillator With Short Start-Up and Switching Transients

Content Provider	IEEE Xplore Digital Library
Author	Mollah, A.K.M.K. Rosales, R. Tabatabaei, S. Cicalo, J. Ivanov, A.
Copyright Year	2004
Abstract	Timing measurements such as jitter and skew in the range of picoseconds, for circuits with multigigahertz clocks or multigigabit-per-second serial communication interfaces are common. A Vernier-oscillator-based time-to-digital converter (TDC) is a circuit that allows picosecond-timing measurements by means of two tunable oscillators. In such a circuit, the oscillator jitter, tuning response, start-up transient, and frequency switching transient play an important role in the TDCs measurement time and accuracy. In this work, we discuss the design of an optimized, differential CML-based ring oscillator and its impact on a TDC design. Simulation results from the new oscillator show that the oscillator's short start-up and frequency switching transients have negligible effects on the accuracy of the TDC measurements. TDC simulation results show that, using two of these oscillators, accurate timing measurements in the range of 10 to 900 ps can be achieved with best-case accuracy of ~2 ps.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	2669
Ending Page	2682
Page Count	14
File Size	1072437
File Format	PDF
ISSN	15498328
Volume Number	54
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Ring oscillators Tunable circuits and devices Communication switching Frequency measurement Timing jitter Clocks Circuit optimization Switching circuits Time measurement Design optimization tunable ring- oscillator Jitter measurement oscillator transient time-to-digital converter (TDC) timing measurement Tunable Ringoscillator Oscillaror-transient Time-to-Digital Converter Timing Measurement
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Noise-Shaping Time-to-Digital Converter Using Switched-Ring Oscillators—Analysis, Design, and Measurement Techniques

A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance

A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop

A Low-Power and Highly Linear 14-bit Parallel Sampling TDC With Power Gating and DEM in 65-nm CMOS

Oscillator Instability Effects in Time Interval Measurement

Built-in Jitter Measurement Circuit With Calibration Techniques for a 3-GHz Clock Generator

A Switching-Based Phase Noise Model for CMOS Ring Oscillators Based on Multiple Thresholds Crossing

A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping

A Multiphase DLL With a Novel Fast-Locking Fine-Code Time-to-Digital Converter

Design of a Tunable Differential Ring Oscillator With Short Start-Up and Switching Transients

Similar Documents

A Noise-Shaping Time-to-Digital Converter Using Switched-Ring Oscillators—Analysis, Design, and Measurement Techniques

A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Time-to-Digital Converter to Achieve Subpicosecond Jitter Performance

A Low Jitter Programmable Clock Multiplier Based on a Pulse Injection-Locked Oscillator With a Highly-Digital Tuning Loop

A Low-Power and Highly Linear 14-bit Parallel Sampling TDC With Power Gating and DEM in 65-nm CMOS

Oscillator Instability Effects in Time Interval Measurement

Built-in Jitter Measurement Circuit With Calibration Techniques for a 3-GHz Clock Generator

A Switching-Based Phase Noise Model for CMOS Ring Oscillators Based on Multiple Thresholds Crossing

A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping

A Multiphase DLL With a Novel Fast-Locking Fine-Code Time-to-Digital Converter

Design of a Tunable Differential Ring Oscillator With Short Start-Up and Switching Transients