NDLI: Crosstalk-Aware Domino-Logic Synthesis

Content Provider	IEEE Xplore Digital Library
Author	Yi-Yu Liu TingTing Hwang
Copyright Year	1982
Abstract	We propose a logic synthesis flow to synthesize a domino-cell network with less crosstalk effect. Crosstalk-immunity property of or gate and relations between wire adjacency and cell I/O are exploited in technology mapping. Meanwhile, a metric to measure the crosstalk sensitivity of domino cells in synthesis level is proposed. Experimental results demonstrate that the crosstalk sensitivity of the synthesized domino-cell network is greatly reduced by 52% using our synthesis flow as compared with conventional methodology. Furthermore, after placement and routing are performed, the ratio of the number of crosstalk-immune wire pairs to the number of total wire pairs is about 24% using our methodology as compared to 9% using conventional techniques, and the maximum wire coupling can be greatly reduced from 95% to 60%
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	1155
Ending Page	1161
Page Count	7
File Size	278304
File Format	PDF
ISSN	02780070
Volume Number	26
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Crosstalk Wire Network synthesis Routing Minimization CMOS logic circuits Coupling circuits Logic circuits MOS devices Computer science technology mapping domino circuit logic synthesis
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Crosstalk noise minimization in domino logic design

Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits

Semi-individual wire-length prediction with application to logic synthesis

Topological Optimization of Multiple-Level Array Logic

A Ranking Algorithm for MOS Circuit Layouts

Analysis and synthesis of combinational pass transistor circuits

Victim Alignment in Crosstalk-Aware Timing Analysis

CARLOS: an automated multilevel logic design system for CMOS semi-custom integrated circuits

Derivation of Signal Flow Direction in MOS VLSI

Crosstalk-Aware Domino-Logic Synthesis

Similar Documents

Crosstalk noise minimization in domino logic design

Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits

Semi-individual wire-length prediction with application to logic synthesis

Topological Optimization of Multiple-Level Array Logic

A Ranking Algorithm for MOS Circuit Layouts

Analysis and synthesis of combinational pass transistor circuits

Victim Alignment in Crosstalk-Aware Timing Analysis

CARLOS: an automated multilevel logic design system for CMOS semi-custom integrated circuits

Derivation of Signal Flow Direction in MOS VLSI

Crosstalk-Aware Domino-Logic Synthesis