NDLI: Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits

Content Provider	IEEE Xplore Digital Library
Author	De Micheli, G.
Copyright Year	1982
Abstract	The quality of the design of large-scale integrated circuits is determined by such figures of merit as silicon area, power consumption, and switching-time performance. We address here the problem of the automatic synthesis of digital circuits with the goal of achieving high-performance designs. We assume we are given an intermediate circuit representation that optimizes area and/or power. We use timing optimization techniques to improve the circuit performance, possibly at the expense of the other figures of merit. We consider general classes of digital circuits, with a given partition into registers, combinational blocks, and I/O ports. Circuit performance is related to the worst-case propagation delay of signals between two register boundaries. In this context, circuit performance optimization is equivalent to minimizing the critical path delay through the combinational circuits. We assume a multiple-level implementation of the combinational logic, by means of an interconnection of logic gates implementing arbitrary multiple-input, single-output logic functions. We consider dynamic CMOS implementation of the logic gates, operating in the domino mode. We present a global approach to timing performance optimization, which involves operations at the logic, topological, and physical level of abstraction of the circuit. In particular, at the logic level, we look for optimal structures of multiple-level combinational networks. At the topological level, we search for the optimal positions of gates or groups of gates. At the physical design level, we optimize MOS device sizes. The algorithms are described, together with their implementation and the interface to the Yorktown Silicon Compiler system, which is an automated synthesis system described in [7]. The results of applying timing-performance optimization to a 32-bit microprocessor design are reported.
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	751
Ending Page	765
Page Count	15
File Size	2704534
File Format	PDF
ISSN	02780070
Volume Number	6
Issue Number	5
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1987-09-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit synthesis Large-scale systems CMOS logic circuits Circuit optimization Integrated circuit synthesis Digital circuits Timing Registers Logic gates Logic devices
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Delay optimization of digital CMOS VLSI circuits by transistor reordering

Macromodeling CMOS circuits for timing simulation

Timing-driven partitioning and timing optimization of mixed static-domino implementations

WATPC: A Computer-Aided Design Package for Digital Bipolar Integrated Circuits

Crosstalk-Aware Domino-Logic Synthesis

Technology Mapping Using Logical Effort for Solving the Load-Distribution Problem

Comments on Asymptotic waveform evaluation for timing analysis

Integrated parametric timing optimization of digital systems

An Efficient Timing Model for CMOS Combinational Logic Gates

Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits

Similar Documents

Delay optimization of digital CMOS VLSI circuits by transistor reordering

Macromodeling CMOS circuits for timing simulation

Timing-driven partitioning and timing optimization of mixed static-domino implementations

WATPC: A Computer-Aided Design Package for Digital Bipolar Integrated Circuits

Crosstalk-Aware Domino-Logic Synthesis

Technology Mapping Using Logical Effort for Solving the Load-Distribution Problem

Comments on Asymptotic waveform evaluation for timing analysis

Integrated parametric timing optimization of digital systems

An Efficient Timing Model for CMOS Combinational Logic Gates

Performance-Oriented Synthesis of Large-Scale Domino CMOS Circuits