NDLI: Microprocessor Verification via Feedback-Adjusted Markov Models

Content Provider	IEEE Xplore Digital Library
Author	Wagner, I. Bertacco, V. Austin, T.
Copyright Year	1982
Abstract	The challenge of verifying a modern microprocessor design is an overwhelming one: Increasingly complex microarchitectures combined with heavy time-to-market pressure have forced microprocessor vendors to employ immense verification teams in the hope of finding the most critical bugs in a timely manner. Unfortunately, too often, size does not seem to matter in verification, as design schedules continue to slip and microprocessors find their way to the marketplace with design errors. In this paper, we describe a novel closed-loop simulation-based approach to hardware verification and present a tool called StressTest that uses our methods to locate hard-to-find corner-case design bugs and performance problems. StressTest is based on a Markov-model-driven random instruction generator with activity monitors. The model is generated from the user-specified template files and is used to generate the instructions sent to the design under test (DUT). In addition, the user specifies key activity nodes within the design that should be stressed and monitored throughout the simulation. The StressTest engine then uses closed-loop feedback techniques to transform the Markov model into one that effectively stresses the user-selected points of interest. In parallel, StressTest monitors the correctness of the DUT response and, if the design behaves against expectation, it reports a bug and a trace leading to it. Using two microarchitectures as example testbeds, we demonstrate that StressTest finds more bugs with less effort than open-loop random instruction test generation techniques
Sponsorship	IEEE Council on Electronic Design Automation IEEE Circuits and Systems Society
Starting Page	1126
Ending Page	1138
Page Count	13
File Size	798359
File Format	PDF
ISSN	02780070
Volume Number	26
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Microprocessors Computer bugs Testing Microarchitecture Time to market Processor scheduling Hardware Monitoring Engines Feedback high-performance simulation Architectural simulation directed-random simulation
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Electrical and Electronic Engineering Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Microprocessor Verification via Feedback-Adjusted Markov Models

Automatic Verification of External Interrupt Behaviors for Microprocessor Design

Automatic Verification of External Interrupt Behaviors for Microprocessor Design

Design Fault Directed Test Generation for Microprocessor Validation

Micro-architecture verification for microprocessors

Getting it right [functional microprocessor verification]

iWatcher: simple, general architectural support for software debugging

An Accurate Analysis of Microprocessor Design Verification

Design verification of complex microprocessors

Microprocessor Verification via Feedback-Adjusted Markov Models

Similar Documents

Microprocessor Verification via Feedback-Adjusted Markov Models

Automatic Verification of External Interrupt Behaviors for Microprocessor Design

Automatic Verification of External Interrupt Behaviors for Microprocessor Design

Design Fault Directed Test Generation for Microprocessor Validation

Micro-architecture verification for microprocessors

Getting it right [functional microprocessor verification]

iWatcher: simple, general architectural support for software debugging

An Accurate Analysis of Microprocessor Design Verification

Design verification of complex microprocessors

Microprocessor Verification via Feedback-Adjusted Markov Models