NDLI: Sequential Element Design With Built-In Soft Error Resilience

Content Provider	IEEE Xplore Digital Library
Author	Ming Zhang Mitra, S. Mak, T.M. Seifert, N. Wang, N.J. Quan Shi Kee Sup Kim Shanbhag, N.R. Patel, S.J.
Copyright Year	1993
Abstract	This paper presents a built-in soft error resilience (BISER) technique for correcting radiation-induced soft errors in latches and flip-flops. The presented error-correcting latch and flip-flop designs are power efficient, introduce minimal speed penalty, and employ reuse of on-chip scan design-for-testability and design-for-debug resources to minimize area overheads. Circuit simulations using a sub-90-nm technology show that the presented designs achieve more than a 20-fold reduction in cell-level soft error rate (SER). Fault injection experiments conducted on a microprocessor model further demonstrate that chip-level SER improvement is tunable by selective placement of the presented error-correcting designs. When coupled with error correction code to protect in-pipeline memories, the BISER flip-flop design improves chip-level SER by 10 times over an unprotected pipeline with the flip-flops contributing an extra 7-10.5% in power. When only soft errors in flips-flops are considered, the BISER technique improves chip-level SER by 10 times with an increased power of 10.3%. The error correction mechanism is configurable (i.e., can be turned on or off) which enables the use of the presented techniques for designs that can target multiple applications with a wide range of reliability requirements
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1368
Ending Page	1378
Page Count	11
File Size	1303113
File Format	PDF
ISSN	10638210
Volume Number	14
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resilience Flip-flops Error correction Latches Circuit simulation Error analysis Circuit faults Microprocessors Tunable circuits and devices Coupling circuits soft error rate (SER) error correction fault injection sequential element design
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Exploiting Fault Model Correlations to Accelerate SEU Sensitivity Assessment

A New Family of Sequential Elements With Built-in Soft Error Tolerance for Dual-VDD Systems

On the use of fully specified initial states for testing of synchronous sequential circuits

Path delay fault simulation of sequential circuits

Sequential circuit testability enhancement using a nonscan approach

Construction of SEU Tolerant Flip-Flops Allowing Enhanced Scan Delay Fault Testing

Reducing the soft-error rate of a high-performance microprocessor

Autoscan: a scan design without external scan inputs or outputs

Design-for-Test Techniques for Opens in Undetected Branches in CMOS Latches and Flip-Flops

Sequential Element Design With Built-In Soft Error Resilience

Similar Documents

Exploiting Fault Model Correlations to Accelerate SEU Sensitivity Assessment

A New Family of Sequential Elements With Built-in Soft Error Tolerance for Dual-VDD Systems

On the use of fully specified initial states for testing of synchronous sequential circuits

Path delay fault simulation of sequential circuits

Sequential circuit testability enhancement using a nonscan approach

Construction of SEU Tolerant Flip-Flops Allowing Enhanced Scan Delay Fault Testing

Reducing the soft-error rate of a high-performance microprocessor

Autoscan: a scan design without external scan inputs or outputs

Design-for-Test Techniques for Opens in Undetected Branches in CMOS Latches and Flip-Flops

Sequential Element Design With Built-In Soft Error Resilience