NDLI: Fast Interconnect and Gate Timing Analysis for Performance Optimization

Content Provider	IEEE Xplore Digital Library
Author	Abbaspour, S. Pedram, M. Ajami, A. Kashyap, C.
Copyright Year	1993
Abstract	Static timing analysis is a key step in the physical design optimization of VLSI designs. The lumped capacitance model for gate delay and the Elmore model for wire delay have been shown to be inadequate for wire-dominated designs. Using the effective capacitance model for the gate delay calculation and model-order reduction techniques for wire delay calculation is prohibitively expensive. In this paper, we present sufficiently accurate and highly efficient filtering algorithms for interconnect timing as well as gate timing analysis. The key idea is to partition the circuit into low and high complexity circuits, whereby low complexity circuits are handled with efficient algorithms such as total capacitance algorithm for gate delay and the Elmore metric for wire delay and high complexity circuits are handled with sign-off algorithms. Experimental results on microprocessor designs show accuracies that are quite comparable with sign-off delay calculators with more than of 65% reduction in the computation times
Sponsorship	IEEE Computer Society Association for Computing Machinery (ACM)/SIGDA IEEE Computer Society Technical Committee on Design Automation
Starting Page	1383
Ending Page	1388
Page Count	6
File Size	527003
File Format	PDF
ISSN	10638210
Volume Number	14
Issue Number	12
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-12-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Performance analysis Capacitance Wire Partitioning algorithms Integrated circuit interconnections Delay effects Design optimization Very large scale integration Filtering algorithms static timing analysis Asymptotic waveform effective capacitance Elmore delay gate delay calculation interconnect delay calculation
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Software Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Fitted Elmore delay: a simple and accurate interconnect delay model

Fast Variational Interconnect Delay and Slew Computation Using Quadratic Models

Wire width planning for interconnect performance optimization

Buffer block planning for interconnect planning and prediction

Parameterized Non-Gaussian Variational Gate Timing Analysis

Optimal wiresizing under Elmore delay model

Interconnect sizing and spacing with consideration of coupling capacitance

Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation

Stochastic Physical Synthesis Considering Prerouting Interconnect Uncertainty and Process Variation for FPGAs

Fast Interconnect and Gate Timing Analysis for Performance Optimization

Similar Documents

Fitted Elmore delay: a simple and accurate interconnect delay model

Fast Variational Interconnect Delay and Slew Computation Using Quadratic Models

Wire width planning for interconnect performance optimization

Buffer block planning for interconnect planning and prediction

Parameterized Non-Gaussian Variational Gate Timing Analysis

Optimal wiresizing under Elmore delay model

Interconnect sizing and spacing with consideration of coupling capacitance

Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation

Stochastic Physical Synthesis Considering Prerouting Interconnect Uncertainty and Process Variation for FPGAs

Fast Interconnect and Gate Timing Analysis for Performance Optimization